

Lab Note Book

lab1-9

Create by/Juddo Abaker

For Lab 6 My :Lab Partners for the Simulations and results were Jose Alberto Tapia

For Lab 6 My :Lab Partners for the Simulations and results were Steve Kepler and Jarry clark

For Lab (3,4,5,7,8,9) My :Lab Partners Steve Kepler for the Simulations and results

Logic Levels Lab 1

Lab 1 – Logic Levels

Names: _____ Jose Alberto Tapia _____, _____ Juddo Abaker _____
Date: _____ 9/8/17 _____


The purpose of this lab is to:
Learn how to create logic levels for digital circuits using switches and resistors.

Select four 10kohm resistors.
Measure and record the resistance of each resistor.

Equipment needed:

1 – Digital Multimeter
4 – 10Kohm
1 – 4 position dip switch

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build and test and measure each voltage level and record in Table 1



	Simulated		Test	
	Open	Closed	Open	Closed
VA	5 V	0 V	5.03 V	0 V
VB	5 V	0 V	5.03 V	0 V
VC	0 V	5 V	0 V	5.03 V
VD	0 V	5 V	0 V	4.97 V


Table 1 (Simulation vs Test)

Figure 1- Lab 1 Schematic

Observations: _____ Resistors: 10.016 K, 9.874 K, 9.701 K, 9.875 K.

We observed how in a simulated environment, the values tend to neglect any other variables that could affect the outcome. Meanwhile, in the lab we noticed how values tend to change with what the professor says is the result of variable such as friction or heat that tends to change the measured voltage coming from the resistors.

Lecture2.ms14



Design1-lacture2.ms14

calculation

2	1	0	210
200	10	0	

calculation2.

2	1	0	210
200	10	0	
1	0	0	
4	2	1	
4	0	0	
			100

Lecture(2)a-11

lecture2a-11						
0	0	0	0 0000		0 0	
0	0	0	1 0001		1 1	
0	0	1	0 0010		2 2	
0	0	1	1 0011		3 3	
0	1	0	0 0100		4 4	
0	1	0	1 0101		5 5	
0	1	1	0 0110		6 6	
0	1	1	1 0111		7 7	
1	0	0	0 1000		8 8	
1	0	0	1 1001		9 9	
1	0	1	0 1010		10 A	
1	0	1	1 1011		11 B	
1	1	0	0 1100		12 C	
1	1	0	1 1101		13 D	
1	1	1	0 1110		14 E	
1	1	1	1 1111		15 F	

Lecture(1)silde(20)

2	1	0	210
200	10	0	
1	0	0	
4	2	1	
4	0	0	
			100

Lecture(1)slide(21)

8	4	2	1	Decimal value	Binary	Decimal	Octal	Hexadecimal
0	0	0	0	0	0 0000		0 00	00
0	0	0	1	1	1 0001		1 01	01
0	0	1	0	2	2 0010		2 02	02
0	0	1	1	3	3 0011		3 03	03
0	1	0	0	4	4 0100		4 04	04
0	1	0	1	5	5 0101		5 05	05
0	1	1	0	6	6 0110		6 06	06
0	1	1	1	7	7 0111		7 07	07
1	0	0	0	8	8 1000		8 10	08
1	0	0	1	9	9 1001		9 11	09
1	0	1	0	10	10 1010		10 12	0A
1	0	1	1	11	11 1011		11 13	0B
1	1	0	0	12	12 1100		12 14	0C
1	1	0	1	13	13 1101		13 15	0D
1	1	1	0	14	14 1110		14 16	0E
1	1	1	1	15	15 1111		15 17	0F

Lab(2)

Lecture(2)

Lecture2a(12)

lectuer2a-12			(HEX-DEC)		
848					
3	5	6			
256	16	1			
768	80	6	854		
		356			
848					
2	A	F			
2	10	15			
256	16	1			
512	160	15	687		
		2AF			
1	B	C	2		
	11	12	2		
256	16	1			
	192	2	194		
			C2		

Lab(3) – Logic Gates

EECT112

Lab 3 – Logic Gates

Names: STEVE KEPFER ARAKER
Date: 9-29-17

The purpose of this lab is to:

Learn how to test AND and OR logic gates.

Select two 10kohm resistors.

Measure and record the resistance of each resistor.

Equipment needed:

- 1 – Digital Multimeter
- 2 – 10Kohm
- 1 – 4 position dip switch
- 1 – 74LS08
- 1 – 74LS32

S1	S2	SIM	LAB
CLOSE	CLOSE	0 V	0-16V
CLOSE	OPEN	0 V	0-16V
OPEN	CLOSE	0 V	0-16V
OPEN	OPEN	5 V	4-38V

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build, test and measure each voltage level and record in Table 1






Figure 1- Lab 3 Schematic

Using Multisim simulate Figure 2 for each voltage level and record in Table 2. Then build, test and measure each voltage level and record in Table 2

Lab(3)-photo(1)



Lab(3)photo(2)



Gate1-6 calculation

ckt1 or Gate			ckt2 AND Gate			ckt3 NAND Gate			ckt4 Nor Gate			ckt5 XOR Gate			ckt6 X NOR Gate		
A	B	out	A	B	out	A	B	out	A	B	out	A	B	out	A	B	out
0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	1
0	1	1	0	1	0	0	1	1	0	1	0	0	0	1	1	0	0
1	1	1	1	1	0	1	1	1	1	1	0	1	1	1	1	1	0
1	0	1	1	0	1	1	0	0	1	0	0	1	0	0	1	0	1

Gate(3)



Gate(3).ms14

Mid-T-lab6

Mid-T-part2

Lab(4)

EECT112 – 5OC

Lab 4 – Lecture 3b Slide 3

Names: Judd Abate Steve Kepner
Date: 10/17/17

The purpose of this lab is to:
Learn more about describing Logic Circuits algebraically.

Select three 10kohm resistors.
Measure and record the resistance of each resistor.

$$V = 1.72$$
$$\square \times (0.01k)$$
$$I = \frac{V}{R} = \frac{1.72}{10,000}$$
$$= .172mA$$

Equipment needed:

- 1 – Digital Multimeter
- 3 – 10Kohm
- 1 – 4 position dip switch
- 1 – 74LS08
- 1 – 74LS32

Using Multisim simulate Figure 1 for each voltage level and record in Table 1. Then build, test and measure each voltage level and record in Table 1

Figure 1- Lab 4 Schematic

S1	S2	S3	Z1 OUT
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Table 3 (Simulation vs Test)

Mid-T-part3

Lab(4)-test

S1	S2	S3	1^2	$(1^2)+3$	
0	0	0	0	0	FALSE
0	0	1	0	1	TRUE
0	1	0	0	0	FALSE
0	1	1	0	1	TRUE
1	0	0	0	0	FALSE
1	0	1	0	1	TRUE
1	1	0	1	1	TRUE
1	1	1	1	1	TRUE

S1	S2	S3	$1+2$	$(1+2)*3$	
0	0	0	0	0	FALSE
0	0	1	0	0	FALSE
0	1	0	1	0	FALSE
0	1	1	1	1	TRUE
1	0	0	1	0	FALSE
1	0	1	1	1	TRUE
1	1	0	1	0	FALSE
1	1	1	1	1	TRUE

S1	S2	S3	$1+2$	$(1+2)*3$	
0	0	0	0	0	FALSE
0	0	1	0	0	FALSE
0	1	0	1	0	FALSE
0	1	1	1	1	TRUE
1	0	0	1	0	FALSE
1	0	1	1	1	TRUE
1	1	0	1	0	FALSE
1	1	1	1	1	TRUE

Mid-T-part5

Lecture-b4

A	B	X				B'	B			
0	0	1 A'B'				A'	1	0		
0	1	0				A	0	1		
1	0	0	[X=A'B'+AB]							
1	1	1 AB								
A	B	C	D	X		C'D'	C'D	CD	CD'	
0	0	0	0	0		A'B'	0	1	0	0
0	0	0	1	1		A'B'	0	1	0	0
0	0	1	0	0 A'B'C'D		AB	0	1	1	0
0	0	1	1	0		AB'	0	0	0	0
0	1	0	0	0						
0	1	0	1	1						
0	1	1	0	0 A'BC'D	[X=A'B'C'D+A'BC'D+ABC'D+ABCD]					
0	1	1	1	0						
1	0	0	0	0						
1	0	0	1	0						
1	0	1	0	0						
1	0	1	1	0						
1	1	0	0	0						
1	1	0	1	1 ABC'D						
1	1	1	0	0						
1	1	1	1	1 ABCD						



Midterm.ms14

Mid-2



Midterm2.ms14

lab5

lab7



Lab-(7).pdf

Lab 7 – Circuit Reduction (Part 1)

Lab 7 – Circuit Reduction (Part 1)

Names: Brett Barnett, Steve Kepler, Judd Abaker
Date: 27 October 2017

The purpose of this lab is to:

Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit.

Select two 10kohm resistors.

Measure and record the resistance of each resistor.

Equipment needed:

- 1 – Digital Multimeter
- 3 – 10Kohm
- 1 – 4 position dip switch
- 1 – 74LS04 Hex Inverter
- 1 – 74LS00 Quad NAND
- 1 – 74LS11 Triple 3 input AND
- 1 – 74LS32 Quad OR

Using Multisim simulate Figure 1 for each input and record in Table 1. Then build and test circuit and record in Table 1

Lecture(4)slide3



4-3.ms14

Lecture(4)slide4



4-4.ms14


Lecture(4)slide5




Lecture 4 - Slide 5.ms14

Lecture(4)slide(5)

A	B	C	Output 1	Output 2
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0



(a)



(b)

Lab 8 – Circuit Reduction (Part 2)

Lab 8 – Circuit Reduction (Part 2)

Names: Juddo Abaker, Brett Barnett, Steve Kepler
Date: 10 November 2017

The purpose of this lab is to:
Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit. You will also need the results of Lab 7.

Select three 10kohm resistors.
Measure and record the resistance of each resistor.

Equipment needed:

1 – Digital Multimeter
3 – 10Kohm
1 – 4 position dip switch
1 – 74LS04 Hex Inverter
1 – 74LS08 Quad AND
1 – 74LS32 Quad OR

Using Multisim simulate Figure 1 for each input and record in Table 1. Then build and test circuit and record in Table 1








Figure 1- Lab 8 Schematic









Datasheets for all Parts used in this Lab Notebook

**SN5400, SN54LS00, SN54S00
SN7400, SN74LS00, SN74S00**

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SOL0202 - DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description
These devices contain four independent 2-input-NAND gates.

The SN5400, SN54LS00, and SN54S00 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7400, SN74LS00, and SN74S00 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INPUT A	INPUT B	OUTPUT Y
H	H	L
L	X	H
X	L	Y

logic symbol[†]

This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)

```

    graph TD
        A((1A)) ---|>| A1((1))
        B((1B)) ---|>| A1
        A1 ---|>| Y1((1Y))
        A2((2A)) ---|>| A2((2))
        B2((2B)) ---|>| A2
        A2 ---|>| Y2((2Y))
        A3((3A)) ---|>| A3((3))
        B3((3B)) ---|>| A3
        A3 ---|>| Y3((3Y))
        A4((4A)) ---|>| A4((4))
        B4((4B)) ---|>| A4
        A4 ---|>| Y4((4Y))
    
```

Y = Z + R or Y = A + B

[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Products conform to specific industry standards where applicable. Production quantities do not necessarily indicate product life. Standard warranty applies.

Copyright © 1988, Texas Instruments Incorporated

**SN5404, SN54LS04, SN54S04,
SN7404, SN74LS04, SN74S04**

HEX INVERTERS
SOL029C - DECEMBER 1983 - REVISED JANUARY 2004

- Dependable Texas Instruments Quality and Reliability

description/ordering information
These devices contain six independent inverters.

SN5404...J PACKAGE
SN54L504, SN54S504...J OR W PACKAGE
SN7404, SN74S04...D, N, OR NS PACKAGE
SN74L504...D, DB, N, OR NS PACKAGE
(TOP VIEW)

1A	1	14	V _{CC}
1Y	2	13	6A
2A	3	12	6Y
2Y	4	11	5A
3A	5	10	5Y
3Y	6	9	4A
GND	7	8	4Y

SN5404...W PACKAGE
(TOP VIEW)

1A	1	14	1Y
2Y	2	13	6A
2A	3	12	6Y
V _{CC}	4	11	GND
3A	5	10	5Y
3Y	6	9	5A
4A	7	8	4Y

SN54L504, SN54S504...FK PACKAGE
(TOP VIEW)

1Y	1A	NC	2Y
NC	2A	14	6Y
2A	3	13	5A
NC	4	12	5Y
2B	5	11	19
9	10	12	18
11	11	13	17
12	12	14	16
13	13	15	15
14	14	16	14

NC = No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

The purpose of this lab is to...

Learn how to reduce a circuit design down to the smallest size using the 17 Theorems and Karnaugh maps. Part 2 will explore how to reduce the circuit. You will also need the results of Lab 7.

Select three 10kohm resistors.

Measure and record the resistance of each resistor.


Equipment needed:

- 1 – Digital Multimeter
- 3 – 10Kohm
- 1 – 4 position dip switch
- 1 – 74LS04 Hex Inverter
- 1 – 74LS08 Quad AND
- 1 – 74LS32 Quad OR

Using Multisim simulate Figure 1 for each input and record in Table 1. Then build and test circuit and record in Table 1

The figure shows two logic circuit solutions. The first, labeled 'SOP Solution', consists of a 'Control Circuit' on the left and a logic network on the right. The Control Circuit has a 5V power source (V1) at the top, ground at the bottom, and three inputs A, B, C. Resistors R1, R2, and R3 (each 10kΩ) are connected between V1 and the inputs. The logic network includes a 74LS04 hex inverter, three 74LS08 quad AND gates, and a 74LS32 quad OR gate. The second, labeled 'POS Solution', is similar but uses a 74LS08 quad AND gate instead of a 74LS32 quad OR gate in the final stage. Both networks have outputs labeled U7A and U7B.


Figure 1- Lab 8 Schematic





Lab9-1to 3 clock using JK Flops and 555 Timer





Lab(9)-A-B.pdf




































































Lab(9).ms14



Lab9-Bit counter



Lab(9)-1.ms14



555.ms14

Counter with flip-flops

