In some cases where the simulation circuit would get to big or cluttered with details it is wise to use a hierarchal approach in a simulation. The hierarchal approach allows the user to bury details into subcircuits and build commonly used elements once. However, there may still a desire to have some control over the subcircuit at the top level of the simulation circuit.

This presentation will demonstrate the hierarchal approach by way of a using a twisted pair RLGC model whose electrical characteristics can be modified with a single dimensional parameter (length). Also, the approach to translate a SPICE deck into an AWB simulation will be shown for a new hierarchal subcircuit model.



We would like to simulate the power buss of a system and include detailed models of the wires and subsystems. To do this it makes sense to build hierarchal models for each wire and subsystem and then interconnect them in a hierarchal simulation.


The wire model will use the RLGC lossy lumped element twisted pair model with a slight modification for grounding and will change electrical characteristics as a function of wire length.

One subsystem model which has been supplied to us as an Intusoft SPICE model will be translated into the proper AWB format and integrated into the hierarchal simulation






 $CTWIST(d, s, er, 1) = 1.8047 \times 10^{-12}$





We have reviewed the literature and found

a model for a twisted pair.




-4- 10/8/2002




Now we will build the hierarchal model of the wire.


	Concept-HDL - [WIRE1.DOC.3.1*]																				
-	<u>F</u> ile	<u>E</u> dit	<u>V</u> iew <u>A</u> r	alog	Compo	nent	Wire	<u>T</u> ext	<u>B</u> lock	G	roup	Display				Attri	buto	_			<u> </u>
	Ê	80	a ⊳ ∾		1) 🛐 ·	• 16	1 🗊 📭			Ð, Q,			·]		Aun	pute	2			
			<u> </u>	1.00			. 10			•	• •		_	Jile							
7												Object: Symbol <element>RESISTOR</element>									
₽,			1: Draw the LGC model											Name		Value		Visib		Align	
J.			as function											ALUE	R/2	•		Value		Left	_
80				,										°C2		MPQ		None		Left	<u> </u>
														°C1		MPL		None		Left	
*														MAX_TEMP	_	MAX		None	_	Left	
-≎ _K																MAX		None		Left	
A														OLTAGE	_	MAX		None	_	Left	4
0														POWER	RM FL/			None		Left	4
0																чі DL%		None	_	Left Left	
~														POSTOL		DL%		None None		Left	
	1													OL_ON_OFF	ON			None	_	Left	-
\$														PATH	B1			None		Left	-
														SIZE	1B			None	_	Left	
8			~		?		7			_					?			None		Left	-
×			?		í		í			?			Ψ	LOCATION	1:			INONE	-	Len	
					<u>•</u> ~~~~	<u> </u>	<u>6</u>	$\sim\sim\sim$		_^_/	<u>م</u> م_	_									
ch			• • • •							v	v v						1			1	
A														ОК		Cancel		H	lelp	o	L L
A						-							L P								
						-	T														
4			?			-ና		ĩ	?	7											
1ªb			A A A		~~~~	~ @		~~~~		Δ.	A A										
4			$ \vee$ \vee \vee			<u></u>	•		_	\neg	$\vee \vee \neg$										
P																					
×ν	/indov	v out;																			
	attribu: .ttr	te]																			
	.ttr																				
			🗆 2	5 M	•	• 1		晶 反 (66	A ÷										
Sele	ct obj	ect								N	/lode : :	attribute		Lib: work	ib	Grid:	0.050	00 2	(5	15,2674	
										10				1210.11011		j arra.	2.200			,	









Concept-HDL	– [WIRE1.DOC.3.1*]	· []							
- File Edit View Analog Component Wire Text Block Gr	oup <u>D</u> isplay T <u>o</u> ols <u>W</u> indow <u>H</u> elp	· -							
🗅 😅 🖬 🎒 🗠 Passives 🖻 📔 🗊 🗔 🔍 🤁	. 9. 🖆 💥 💘 🛛 🖵 🖽 🖾								
Elements									
Profile > Libraries	Attributes								
Select	File								
Show/Hide	Object: Symbol <element>VARIABLES</element>								
abr	Name Value	Visible Align							
Add Properties	C ((LENGTH*0.7065*10^-12)/(LN((2*S)/W								
Nodeset >	L (LENGTH*10.16*10^-9)*LN((2*S)/WD)	Both 🔽 Left 🔽							
A Initial Condition >	R (4*RO*LENGTH)/(PI*WD^2)	Both 🔽 Left 🗾							
	S 0.068 ER 2.55	Both 🔽 Left 💌 Both 💌 Left 💌							
<u> </u>	WD 0.0501	Both V Left V							
	RO 6.787E-7	Both Veft V							
	LENGTH 0	Both 👻 Left 👻							
	VTOL 0	None 🔽 Left 🔽 None 🔽 Left 🔽							
	VMAX 12 RVMAX 24	None ▼ Left ▼ None ▼ Left ▼							
	RTMPQ 0	None 🔽 Left 💌 None 💌 Left 💌							
	RTMAX 200	None VLeft V							
	RSMAX 0.005	None 🖌 Left 🛒 None 🖌 Left 🛒							
	RMAX .25	None 🔽 Left 🔽 🗸							
	OK Cancel Help	Add D							
Step 2: Add the variable table and Other	variables are used to define R, L								
	but only length will be passed								
redo functions of wire length. throug	h the body.								
delete	V								
		M							
M	ode : delete Lib: worklib Grid: 0.0500	00 2 (670,3566)							



















-9-10/8/2002










-11-10/8/2002


Where,

- RO = bulk resistivity of copper (ohm-in)
- WD = wire diameter (in)
- ER = effective relative dielectric constant of medium between wire in this case the insulation is ETFE (2.5 to 2.6)
- S = separation between the wires (in)

and


R, L and C are calculated based upon length...









We were given a SPICE deck for one of the subsystems that we want to translate into AWB and place in our hierarchal simulations

















-15- 10/8/2002



dissected to determine to translate it into the AWB format. With the exception of *BOOST NOM, IDC=40A the two circuit models that don't translate *.NODESET V(VDCC)=0.3 *.NODESET V(44)=-2.0 directly we will also need to remove SPICE options and replace node names with node *BOOST NOM. IDC=20A number which have not been used. A .NODESET V(VDCC)=0.5 simple text editor can be used for this option. .NODESET V(50)=-2.6 .NODESET V(zverr)=7.0 .IC V(VDCC)=0.3 V(44)=-2.5 *#op .OPTIONS itl1=1000 .OPTIONS gmin=10n reltol=0.01 rshunt=100meg VBAT 1 0 DC=21 RBAT 1 2 0.021 **RHARNESS 2 3 0.004** L1 3 4 0.2NH **RBATFL 4 5 0.01** CBAT 5 0 360UF D1x 4 Vevb2 DBAT .MODEL _DBAT D BV=45 CJO=5.915n IBV=1 IS=924.7n M=0.3333 + RS=2.018m TT=417ps VJ=0.75 D2x 4 Vevb2 DBAT D3x 4 Vevb2 DBAT R4xx Vevb2 0 10K R5xx Vevb2 7 10K RBANK Zbus 15 0.062 BEVBOOST 7 Vevb2 V=V(Vevb2)*V(VDCC) 13 Zbus 0 DC=0 PULSE 0 8 100US 1US 1US 400US VIBOOST 8 9 DC=0 R6xx 9 10 1K R7xx 10 11 0.007 L2 11 Zbus 120UH D4x 9 10 DMODBST .MODEL DMODBST D BV=150 CJO=1.457n IBV=100u IS=7.5u + M=0.3333 N=2 RS=0.1m TT=123.3n VJ=0.75 R8xx 9 13 1K R9xx 13 14 0.007 L3 14 Zbus 120UH D5 9 13 _DMODBST R10x 9 16 1K R11x 16 17 0.007 L4 17 Zbus 120UH D6 9 16 DMODBST Cbank 15 18 621u LBANK 18 0 10nh

The SPICE deck for the model must be

Hierarchal Models for the analysis of a power buss I TRAP Zbus 20 2.6uh CTRAP 20 21 30uf RTRAP 21 0 0.041 RBUSFL Zbus 19 0.0083 LBUSFL 19 22 3.3nh CBUSFL 22 0 0.3uf **RMINLOAD Zbus 0 100** IDC Zbus 0 DC=20 EEA 24 0 34 31 300K RZBIAS 69 23 2.89k D7 0 23 DN827A .MODEL DN827A D BV=6.153 CJO=100P IBV=7.5M IS=4.07F M=.33 + N=1 RS=6.54 TT=55.1N VJ=.75 CREF 23 0 0.1uf X1x 24 25 LIMIT { K=1 PLIM=23 NLIM=0 } .SUBCKT LIMIT 1 2 {K=??? PLIM=??? NLIM=???} *Connections: In Out *Parameters: K Gain, PLIM Positive rail in Volts, NLIM Negative rail in Volts RIN 1 0 1E12 E13001{K} RC1 2 4 1MEG C1 2 4 1F IC=0 R1 3 4 1MEG E220041E6 *DIODES WILL HAVE .0597V DROP AT 10V INPUT FOR GAIN=1 *IDIODE = IS*EXP(.597/.026) VN 5 2 {NLIM-.0597} DN 4 5 DN .MODEL DN D(IS=1E-12 N=.14319) VP 2 6 {PLIM-.0597} DP 6 4 DN .ENDS R17 25 26 9k

D8 26 27 DN4148 .MODEL DN4148 D BV=100V CJO=4PF IS=7E-09 M=.45 N=2 RS=.8 + TT=6E-09 VJ=.6V Q1 30 27 Zverr QN2222A .MODEL QN2222A NPN BF=205 BR=4 CJC=15.2P CJE=29.5P IKF=.5 + IKR=.225 IS=81.1F ISE=10.6P NE=2 NF=1 NR=1 RB=1.37 RC=.137

+ RE=.343 TF=397P TR=85N VAF=113 VAR=24 XTB=1.5 R18 27 Zverr 5K RQOUP Zverr 28 2420



RFBK 28 32 11.6k CFBK 32 31 6000pf R23 31 23 15.5k VBODE 33 69 AC=0 RUPPER 33 34 50.083k RLOW 34 0 14K LJENSEN 69 35 2.36m RL F 35 ZJEN 1.3 R27 ZJEN 0 311 CJENSEN ZJEN 0 18uf CSEC1 ZJEN 37 0.55uf RSEC2 37 0 30 CSEC2 ZJEN 38 4.8uf RSEC1 38 0 62 E12V 39 0 ZJEN 0 0.4726 E 4V 0 42 ZJEN 0 0.178 R30 39 0 10K D12V 39 40 DN4148 R12VFL 40 41 30 C12V 41 0 10uf D4 RECT 43 42 DN4148 R 4FL 43 44 10 C 4 44 0 8.2uf BFIFBK 45 44 I=I(VIBOOST)*I(VIDCC)*0.667m R33 45 44 1K DIRECT 46 45 DN4148 R34 46 44 100 CI1 46 44 0.82uf RIDFFS 46 47 15K CI2 47 44 0.068uf RQAMP2E 44 50 4.75K R37 46 48 1180 DIOFFS 47 48 DN4148 RISUM 47 49 15K QDCCAMP2 Zdivb 49 50 QN2222A D 49 0 DCLAMP .MODEL DCLAMP D CJO=1E-18 EG=0.1 IBV=100n IS=1u + M=0.3333 RS=100u TT=50ps VJ=0.75 XTI=0 QDCCAMP1 49 51 52 QN2907A .MODEL QN2907A PNP BF=154 BR=4 CJC=20.8P CJE=15.6P + IKR=.21 IS=381F ISE=15.3P NE=2 NF=1 NR=1 RB=2.21 + RE=.552 TF=636P TR=63.7N VAF=139 VAR=20 XTB=1.5 + IKF=.14 RC=.221 RDCNEG 44 Zverr 3k

RDCIN Zverr 51 15K

You will also need to pay attention to the length of the lines in the SPICE deck. The "+" sign is used to concatenate lines.

> RDCCAC1 52 53 30K CDCC1 53 55 1240pf RDCCAC2 52 54 30K C15 54 55 780pf RDCCBIAS 55 52 15K RDCCQ2C 55 Zdivb 22K R2VA 41 55 200 D11VZ 0 55 D14 mod .MODEL D14 mod D BV=10.94 CJO=44.2P + IBV=1M IS=2.07N M=.33 + N=1 RS=64.1 TT=50.1N VJ=1 R46 Zdivo 67 100 QRAMP Zdiva 57 60 QN2907A D15 58 51 DN4148 R2VB 55 57 200 R5V 57 58 500 R3V 58 0 300 RRAMP2 60 61 10.5K RRAMP28V ZJEN 60 89K DRAMP 61 41 DN4148 112V 41 0 DC=0.004 RRAMPMAX Zdiva 63 13.889K RDIV1 63 Zdivd 10 RDIV2 Zdivd 0 100 RRAMP1 61 65 28.6K RBUFL 65 Vevb2 1K VRMP0 0 63 DC=0.7 CBUFL 65 0 0.47uf BFIBATT Vevb2 0 I=I(VIBOOST)*I(VIDCC) R71 67 0 10MEG GDCCLMP 0 72 73 0 100 D2072 DCLAMP D3 72 86 DCLAMP B5 7 8 V=0.00367*I(VIBOOST)+0.00833*I(VIBOOST)*I(VIDCC) V8 69 Zbus AC=0 EVNUM 71 0 Zdiva Zdivb 1 R1x Zdiva 0 1MEG R2x Zdivb 0 1MEG EVDNOM 74 0 Zdiva Zdivd 1

Hierarchal Models for the analysis of a power buss

R3x Zdiva 0 1MEG R4x Zdivd 0 1MEG R5x 71 77 1K R6x 77 78 1K R7x 78 0 1MEG EGDIV 79 0 0 77 1E4 X1 80 74 78 MUL { K=1 } .SUBCKT MUL 1 2 3 {K=???} *Connections: In1 In2 Out *Parameters: K Gain B1 3 0 V = V(1) * V(2) * $\{K\}$.ENDS R8x 74 0 1 R9x 79 0 1 R10 79 80 1K EDIVOUT Zdivo 0 0 80 1 D19 0 67 DCLAMP R12 Zdivo 0 1MEG RC3 86 87 100 D20 67 68 DCLAMP V6 68 0 DC=10 VIDCC 87 0 DC=0 R4 86 0 1.010101 D4 72 88 DCLAMP VDCCLAMP 88 0 DC=100 ECLDC VDCC 0 86 0 0.01 Izin 0 Zbus AC=1 R6 VDCC 0 1MEG E10 59 0 67 0 100 R83 59 75 50 T1 75 0 76 0 ZO=50 TD=1U R84 76 0 50 D22 76 81 _DCLAMP R85 59 82 50 R86 82 0 50 D23 82 81 DCLAMP E11 73 0 81 85 0.02 R87 81 0 10MEG D24 0 85 DCLAMP 15 85 0 DC=0.001 I6 81 0 DC=0.001 .END



