# DEDICATED MULTICHANNEL A/D CONVERTER MODULE 

by<br>Andrew G. Bell<br>A Project Submitted to the Graduate<br>Faculty of Rensselaer Polytechnic Institute<br>in Partial Fulfillment of the<br>Requirements for the Degree of MASTER OF ENGINEERING

```
Approved:
Dridneel Srivi_
Dr. Michael Savic
Project Advisor
Rensselaer Polytechnic Institute
                                    Troy, New York
```

LIST OF TABLES ..... iii
LIST OF FIGURES ..... iv
FORWARD ..... vi
ABSTRACT ..... vii

1. INTRODUCTION ..... 1
2. TECHNICAL BACKGROUND ..... 3
2.1 Sampling Requirements for Digital Control Systems ..... 4
2.2 Intelligent Analog I/O Modules ..... 15
2.3 A/D Conversion Time vs. Bit Resolution ..... 16
2.4 Optimum Usage of $A / D$ Converters in Multichannel Con- figuration ..... 17
3. DEDICATED MULTICHANNEL A/D CONVERTER MODULE HARDWARE ..... 19
3.1 Sample Timing Controller Circuit ..... 20
3.2 Nonlinear Gain Amplifier and Hysteresis Circuits ..... 24
3.3 12 Bit A/D Conversion Path ..... 29
3.416 Bit A/D Conversion Path ..... 32
3.5 MULTIBUS Interface Logic ..... 34
3.616 by 16 Dual Port SRAM with Write Lockout ..... 35
3.7 Decoders, Buffers and Programable Clocks ..... 40
4. DEDICATED MULTICHANNEL A/D CONVERTER MODULE SOFTWARE ..... 44
4.1 Memory Map ..... 45
4.2 Programmable Clock Software ..... 47
4.3 Sampling Algorithm Software ..... 52
5. DISCUSSION AND CONCLUSION ..... 58
6. LITERATURE CITED ..... 61

## (Continued -- CONTENTS)

7. APPENDIX ..... 65
7.1 Variable Definition ..... 66
7.2 Support Software ..... 69
7.3 Circuit Schematics ..... 81
7.4 Parts List ..... 86
7.5 PAL Programs ..... 89
7.6 Module Layout ..... 94
7.7 Module Timing ..... 96

## LIST OF TABLES

4.1 MEMORY MAP OF MODULE ..... 46
4.2 PROGRAM SEQUENCE FOR AM 9513 ..... 50
7.1 TABLE OF VARIABLES AND ACRONYMS ..... 67
7.2 PARTS LIST ..... 87
7.3 PAL20C1 FUSE TABLE ..... 91
7.4 PAL16H2 FUSE TABLE ..... 93

## LIST OF FIGURES

2.1 SPECTRAL DISTORTION DUE TO SAMPLING ..... 6
2.2 LOW PASS ANALOG FILTER. ..... 7
2.3 PHASE AT THE -3DB POINT DUE TO THE NORMALIZED SAMPLING FREQUENCY ..... 10
2.4 PHASE DUE TO HOLDS VERSUS THE RELATIVE FREQUENCY ..... 12
2.5 STEP RESPONSE OF ANALOG AND DIGITAL FILTERS ..... 14
3.1 PROGRAMMABLE CLOCKS ..... 21
3.2 WINDOW LOGIC AND SEQUENCE MEMORY ..... 23
3.3 NGA AND HYSTERESIS CIRCUIT ..... 25
34 OUTPUT RESPONSE OF NGA. ..... 26
3.5 R3 AND R4 VALUES VERSUS THE AMOUNT OF HYSTERESIS ..... 28
3.6 12 BIT A/D CONVERTER PATH ..... 30
3.7 16 BIT A/D CONVERTER PATH ..... 33
3.8 -XACK GENERATION CIRCUIT. ..... 36
3.9 TIMING FOR -XACK GENERATION ..... 37
3.10 16 BIT A/D CONVERTER 8 BY 16 DUAL PORT SRAM ..... 38
3.11 12 BIT A/D CONVERTER 8 BY 16 DUAL PORT SRAM ..... 39
3.12 AVAILABLE CLOCX FREQUENCIES FROM AM 9513 ..... 43
4.1 NONUNIFORM SAMPLING OF INPUT SIGNALS ..... 54
4.2 UNIFORM SAMPLING OF INPUT SIGNALS ..... 56
7.1 ADDRESS AND DECODE LOGIC SCHEMATIC ..... 82
7.2 DUAL PORT 16 BY 16 SRAM SCHEMATIC ..... 83
7.3 SAMPLE TIMING CONTROLLER SCHEMATIC ..... 84
7.4 A/D CONVERTER PATHS SCHEMATIC ..... 85
7.5 MODULE LAYOUT ..... 95
7.6 MODULE TIMING ..... 97

Forward

I would like to thank Dr. Michael Savic for his help on this masters project. Keith French and Bob Hamel provided me with valuable insight that made my job easier. Several vendors from Analog Devices provided me with technical assistance on the applications of their parts that reduced the amount of debug time that was spent. In addition, I'd like to thank Bob Gwozdz for building the module, Bev Nichols for drawing the schematics, and Mrs. Nancy Shepherd for taking the time to type this report. Finally, I would like to thank my wife, Linda, for her loving support, my son, Nathan, who was born during the writing of this report who gave me great joy and, God my father, who answers prayers.


#### Abstract

State of the art multichannel analog $I / 0$ modules are generally designed for data acquisition without regards to digital control applications. An external processor interfaces to the module in some sort of synchronous scheme which by its very nature limits either the number of channels that can be selected or the maximum rate of change of these signals. Thus, it is apparent that the design of a data acquisition module with emphasis on digital control applications is needed.

A dedicated multichannel analog $1 / 0$ module was designed to provide an asynchronous sampling of multichannel input signals and a synchronous interface to an external processor for initializing and the accessing of data. This will allow the external processor to access the binary data and not retard the conversion process. The module is initialized by programming the rate of the sample clocks and the sequence of the analog input channels. The module was designed to interface to Intel's MULTIBUS bus structure and to process analog signals which are preconditioned.

The sections used on this dedicated module can typically be found in analog $I / O$ modules with the exception of the timing controller state machine and the 16 by 16 dual port SRAM. The onboard timing controller provides the intelligence needed to convert the analog input signals independent of the external processor. The analog input signals are multiplexed and converted to 13 and 16 bit words at a through-put rate of 80 KHz and 47 KHz , respectively. The dual port SRAMs allow the external processor to access the converted data at its leisure without


inhibiting the conversion process. Other unique sections include the decode, programable clock and nonlinear gain amplifier sections.

## 1.INTRODUCTION

The dedicated multichannel $A / D$ converter module (DMA/DCM) differs from currently available analog $I / 0$ modules in the following ways. Two independent conversion paths are available. A 16 bit path, for slow rate of change signals, has seven single ended input channels and a 12 bit DAC input channel to provide a 16 bit wide conversion path with a through-put rate of about 47.0 kilosamples per second. The other path is a 13 bit path for fast rate of change signals. It has seven single ended input channels and a 12 bit DAC input channel. The 13 bit conversion path has a through-put rate of about 80.0 kilosamples per second. In addition, the 13 bit path can achieve a 16 bit dynamic range with the aid of a nonlinear gain amplifier (NGA).

The intelligence of the DMA/DCM lies within its ability to perform onboard tasks independent of an external processor. There are five performed tasks that vary in levels of complication. First, the simplest task is the generation of -XACK for MULTIBUS interfacing. This signal is generated by the module when the module has been addressed on a read or write command. Next, if an analog input signal is being converted and a memory read is initiated by the external processor, then a write lockout command will be issued to the module memory to prevent the converted data being read from being corrupted by more data from the converter. Third, the 13 bit path contains hardware to vary the gain of the input signal based on a threshold. This
provides a greater dynamic range for the 13 bit path. The 13 bits contain 12 bits of conversion data and 1 bit, the most significant bit, that indicates whether the gain of the NGA was one or eight based on the threshold. Fourth, the module generates two independent programmable sample clocks used to synchronize the converters and support hardware. These clocks can be programmed to a value between 6.0 MHz to less than 1.0 Hz by dividing 6.0 MHz by an integer value. Fifth, there are two independent sequencing memories. These memories operate as variable length FIFOs and are used to independently control the channel selections.

The emphasis for designing this module was not for data acquisition but rather for digital control applications. Thus, it became necessary to enhance the independence of channel selection via the use of a programable timing state machine which would control the sequencing of the channels and rate of channel selection.
2.0 TECHNICAL BACKGROUNDThe reasons for designing a "dedicated" multichannel A/D convertermodule with onboard intelligence arise in part from the evaluation ofsome background information on analog $I / O$ modules and digital controlsystems. Part II presents in a general sense some of the reasons,methods and requirements needed for the design of this dedicated(having a specific purpose) module.Section one of part two establishes a minimal acceptable samplingfrequency by evaluating spectral distortion and phase shifting asfunctions of the sampling frequency. Section two of this partpresents, in a brief overview, the performance of state of the artanalog $I / O$ modules. Section three of part two compares 12 and 16 bitsuccessive approximation $A / D$ converters with respects to theirconversion speeds and resolutions. The final section presents certaindesign criterion for multichannel A/D converter module design.

### 2.1 Sampling Requirements for Digital Control Systems

Many digital control systems (DCSs) are designed today to replace existing analog control systems (ACSs). These DCSs must typically meet the same performance requirements placed upon the ACSs. These requirements can be divided into two groups: time (step) response and frequency response. The time response of the system portrays the transient and steady state performances. The frequency response (open and close loop) helps to illustrate the stability and bandwidth of the system.

The Nyquist sampling theory suggests that a signal must be sampled (multiplied by an impulse train) at a sampling frequency which is at least twice the highest frequency of interest. ${ }^{7}$ This will, in theory, preserve the frequency information by preventing spectral overlap (aliasing). There are two major difficulties with sampling at the Nyquist rate for DCSs. First, phase due to sampling is added to the system's open loop frequency response. If the added phase is too great, it could lead to system instability and reduced bandwidth. In addition, simple compensation techniques may not provide adequate phase correction. Second, an impulse train is, in reality, a series of square wave pulses which translate into a spectrally overlapping sinc pulse train in the frequency realm. The spectral overlap (aliasing) leads to degraded servo performance. Thus, it becomes necessary to establish a minimal acceptable sampling frequency (MASF), other than the Nyquist rate, by determining how phase and spectral overlap effects the DCS's performance.

Spectral overlap becomes a significant factor when the sampling
frequency $\left(\omega_{s}\right)$ is slowed or the sample pulse width is increased. Figure 2.1 shows how spectral overlap of adjacent sinc pulses is a function of the normalized sampling frequency (NSF) and the normalized duty cycle (NDC) of the sampling waveform. It should be noted that generally the MASF for $1 \%$ of distortion or less is 10 samples per sample period with a $5 \%$ NDC.

The stability of an $A C S$ is illustrated in the frequency realm via the phase margin of the open loop response. A stable system will have less than -180 degrees of phase at the crossover frequency ( $\omega_{c}$ ). Generally, the phase margin should be 30 degrees or more for both a stable and realizable ACS. ${ }^{6}$

The phase response of a low pass analog filter and its digital equivalence will be compared to show how the normalized sample rate (T) effects the phase response. The normalized sample rate, the inverse of the NSF, is

$$
\begin{equation*}
T=\frac{\omega_{c}}{\omega_{s}} \tag{2.1}
\end{equation*}
$$

Where $\omega_{c}$ is the frequency at crossover and $\omega_{s}$ is the sampling frequency

The transfer function ( $H(s)$ ) of the low pass filter shown in figure 2.2 is

1

$$
\begin{align*}
H(s)= & ------.  \tag{2.2}\\
& \text { RCs }+1
\end{align*}
$$



Figure 2.1
Spectral Distortion Due to Sampling


Figure 2.2
Low Pass Analog Filter
(This assumes no initial charge on the capacitor.) The frequency response $(H(j \omega))$ is determined by substituting "j $\omega$ " into equation 2.2 for "s". Then $H(j \omega)$ is rationalized into its real ( $\operatorname{ReH}(j \omega)$ ) and imaginary ( $\operatorname{ImH}(j \omega)$ ) parts. Next, the magnitude ( $M(j \omega)$ ) and phase $(P(j \omega))$ of $H(j \omega)$ can be determined. Thus, $H(j \omega)$ becomes

$$
H(j \omega)=\frac{1-j R C \omega}{1+(R C \omega)^{2}}
$$

and the magnitude and phase are

$$
\begin{equation*}
M(j \omega)=\left[\left(\left(\operatorname{ReH}(j \omega)^{2}\right)+\left(\operatorname{ImH}(j \omega)^{2}\right)\right]^{0.5}\right. \tag{2.4}
\end{equation*}
$$

and

$$
\begin{equation*}
P(j \omega)=\tan ^{-1}[-\operatorname{ImH}(j \omega) / \operatorname{ReH}(j \omega)] \tag{2.5}
\end{equation*}
$$

or

$$
\begin{equation*}
P(j \omega)=\tan ^{-1}(-R C \omega) \tag{2.6}
\end{equation*}
$$

The phase response for the analog filter at 1 radian/second, the -3DB point, is -45 degrees when

$$
\begin{equation*}
\mathrm{R}=\mathrm{C}=1 . \tag{2.7}
\end{equation*}
$$

This is shown in Figure 2.3.
The digital equivalent of the analog filter $c a n$ be determined by
using the Pole-Zero placement method ${ }^{4}$ to translate $H(s)$ into the $Z$ domain. Thus, the low pass digital filter's transfer function ( $H(s)$ ) becomes

$$
\begin{equation*}
H(z)=\frac{K}{z-e^{-T}} \tag{2.8}
\end{equation*}
$$

The value of $K$, the gain of the digital filter, has no effect on the phase of the filter. The phase $(P(z))$ of the digital filter is

$$
\begin{equation*}
P(z)=\tan ^{-1}[-\operatorname{ImH}(z) / \operatorname{ReH}(z)] \tag{2.9}
\end{equation*}
$$

or

$$
\begin{equation*}
P(z)=\tan ^{-1}\left[-\operatorname{Sin}(I) /\left(\operatorname{Cos}(T)-e^{-T}\right)\right]= \tag{2.10}
\end{equation*}
$$

A comparison of the analog and digital filter responses shows that as the NSF increases the phase difference between the two filters decreases. Thus, in general terms, a "good" approximation for $P(z)$ is

$$
\begin{equation*}
P(z)=P(j \omega)-180 T / \pi \tag{2.11}
\end{equation*}
$$

Figure 2.3 illustrates the actual and approximate phase of the digital


Figure 2.3
Phase at the -3DB Point Due to the Normalized Sampling Frequency
filter as functions of the NSF and the phase of the analog filter at the $-3 D B$ point. It should be noted that if the NSF is 10 samples per sample period. Then the added phase due to sampling is approximately 3 degrees. This is a relatively insignificant amount of added phase. However, if the NSF is at the Nyquist frequency of 2 samples per sample period, then the added phase due to sampling is approximately 16 degrees. This may introduce an unacceptable amount of phase and results in a greatly reduced phase margin. The MASF is dependent upon how much the phase margin can be reduced.

A digital filter will typically interface to a continuous plant via a zero order hold ( ZOH ) . By definition, ${ }^{5}$ the transfer function for a zero order hold is

$$
\begin{equation*}
\mathrm{ZOH}(\mathrm{~s})=\frac{1-e^{-\mathrm{sT}}}{\mathrm{~s}} \tag{2.12}
\end{equation*}
$$

or simply

$$
\mathrm{ZOH}(\mathrm{j} \omega)=\frac{2 \sin (180 \mathrm{~T})}{\mathrm{T} \omega \mathrm{ej} 180 \mathrm{~T}}
$$

The phase added due to the zero order hold can be normalized with the frequency of interest and is equal to

$$
\begin{equation*}
\mathrm{PH}(j \omega)=-180 \mathrm{~T} . \tag{2.14}
\end{equation*}
$$

(This phase and the phases associated with a first order hold and a


Figure 2.4
Phase Due to Holds Versus the Relative Frequency
pure delay are plotted in Figure 2.4.) The phase added due to the ZOH is linear with respect to the NSF. If the NSF is 10 samples per sample period, then the added phase due the $Z O H$ is approximately 18 degrees. However, if the $N S F$ is at the Nyquist frequency of 2 samples per sample period, then the added phase due to the $Z O H$ is approximately 90 degrees. As the NSF decreases it becomes more apparent that the phase margin will quickly reduce to nothing.

The total approximate phase added $(P A(j \omega))$ due to sampling and the $Z O H$ to the analog system's phase response at the $-3 D B$ point can be expressed as

$$
\begin{equation*}
P A(j \omega)=180 T(1+1 / \pi) . \quad 23.3^{2} \text { dpoz } \tag{2.15}
\end{equation*}
$$

The designer should determine how much of a phase margin reduction is acceptable and force $T$ to the rate which will at least provide this phase margin. It has been suggested ${ }^{4}$ that for a system with human feedback, that the NSF be at least 10 samples per sample period. From a spectral distortion viewpoint, the NSF should be at least 10 samples per sample period for a $1 \%$ or less distortion level with a NDC of $5 \%$. Thus, it can be concluded that generally the MASF for DCSs should be at least 10 samples per sample period. This MASF will result in a combined added phase at the $-3 D B$ point of 20.9 degrees or a $5.8 \%$ time delay of the original signal.

$$
2.32+18.3 \quad 0
$$

Figure 2.5 shows the digital and analog filter's step responses. The effective analog response of the digital filter is shown as a phase shifted analog response in Figure 2.5 also.


Figure 2.5
Step Response of Analog and Digital Filters

### 2.2 Intelligent Analog I/O Modules

Most analog $I / O$ modules to data are limited to 12 bits of resolution for the converted signals ${ }^{21}$. The through-put rate of these modules varies from 9.5 to 50.0 kilosamples per second. The number of channels range from eight differential to thirty-two single ended inputs. The majority of the modules interface to an eight bit data bus in a synchronous fashion. Two reads commands are typically required to access all twelve bits of converted data. In addition, the external system generally synchronously controls the sample rate and channel selection.

The intelligence of an analog $I / O$ board is defined as the ability of the module to independently control onboard functions without external commands except for initialization and the accessing of converted data. Module intelligence would include the programmable gain amplifier (PGA) function for amplifying input signals on a per channel basis. ${ }^{23}$ Many modules provide this function at discrete gains, i.e. $8 \mathrm{X}, 2 \mathrm{X}, 12024 \mathrm{X}$. This gain usually is changed via the reinitialization of the module. ${ }^{24}$ Certain modules are capable of being programmed to flag the external system in a particular manner upon completion of a conversion. The flagging of the system is called scan control and includes four modes. ${ }^{22}$ The modes are a CPU interrupt, holding data until its read, polling CPU when data is ready, and holding data and polling $C P U$ when data is ready. other intelligent functions ${ }^{20}$ include the option to select between serial or parallel interfacing, short cycles with or without auto gain, self test capabilities, and trigger control for starting conversions. All of
the aforementioned modules generally require a halting of data
conversion when the external processor accesses the module memory. It
would be unfair to say that no analog I/O modules provide the
intelligence needed for DCS applications. However, few if any have
been designed with DCS application needs as the chief emphasis.

### 2.3 A/D Conversion Time vs Bit Resolution

There is a definite limitation in using a successive approximation (SA) 16 bit $A / D$ converter as opposed to using the more popular $S A 12$ bit $A / D$ converter. That limitation is conversion or aperature speed. Conversion speed (CS) is defined as the amount of time the converter needs to make a single conversion to the full scale resolution of the device. ${ }^{1}$ The typical $S A 12$ bit $A / D$ converter has a conversion speed of from 1 to 50 microseconds. The typical $S A 16$ bit $A / D$ converter has a conversion speed of from 17 to 170 microseconds. The ideal SA 12 bit A/D converter is 16 times faster than the ideal SA 16 bit $A / D$ converter.

However, this is not the entire picture. The ideal SA 16 bit $A / D$ converter is 16 times more accurate than the ideal $S A 12$ bit $A / D$ converter due to the resolution difference. The amount of error ${ }^{1}$ associated with the converter is equal to

$$
e=\frac{1}{2^{n}}
$$

where " $n$ " is the bit size of the converter, i.e. 12 or 16 bits. The
error (nonlinearity) of all parts that process the analog signal before it reaches the $A / D$ converter should be less than the error associated with the converter.

There is another consideration that is related to converter selection. The ideal $S A A / D$ converter requires ${ }^{1}$ a sample and hold to reduce its effective $C S$ if the signal being converted has a period greater than

$$
\begin{equation*}
t_{\max }=2 \pi(C S) 2 n \tag{2.17}
\end{equation*}
$$

For example, a 12 bit converter with a $C S$ of 1 microsecond needs a sample and hold if the frequency of the input signal is greater than 38.85 Hz or if the period is faster than 25.74 milliseconds. A 16 bit converter with the same 1 microsecond $C S$ would require a sample and hold if the input signal is greater than 2.428 Hz or faster than 411.7 milliseconds.

### 2.4 Optimum Usage of $A / D$ in Multichannel Configuration

The optimum usage of an $A / D$ converter in a multichannel configuration ${ }^{8}$ requires the designer to weigh several items of concern. First, can the $A / D$ be shared between several channels or should certain channels have dedicated $A / D$ converters? Will all input channels have the same dynamic range or will certain channels require greater input amplitudes? What will the rate of change of the signals on these channels be and how quickly must the conversion take place? How much can be spent on parts and what is the power limitation? These
questions and more must be addressed by the designer in an attempt to define what multichannel configuration should be used in their particular application.

The limitations placed on the design of a multichannel system can be divided into the following groups; cost, power, size, application speed, accuracy, and module intelligence. The first three limitations force the designer to take inventory of their wallet, their power consumption limits and the amount of real-estate (board space) that they have available. The application in this particular case was to design a multichannel module that would interface to a digital control system. Thus, it became necessary to focus in on certain performance requirements (see Section 2.1 ) that probably would not be important in a data acquisition application that is not control related. Speed and accuracy are inversely related to one another (see section 2.3). The designer should do a trade-off study between the rate of change of the input signals and the amount of resolution required for his application. The final parameter of interest is the module intelligence (see Section 2.2). Certain applications will require no onboard intelligence. The digital control application of the analog I/O module would generally require either a fast interface between the external processor or an independent control of the sampling and conversion performed on the module. Thus, an optimum design is relative to the aforementioned limitations and cannot be qualitatively defined.
3.0 DEDICATED MULTICHANNEL A/D CONVERTER MODULE HARDWARE
Part three is divided into seven sections and deals with the dedicated multichannel $A / D$ converter hardware. This part covers both the philosophy of design and the design itself. Although every detail of the actual module is not explained in this part. The reader should be able to understand the detailed schematics in section seven after reading part three.
Section one of part three describes the sample timing controller circuit. This circuit provides the independent control over the channel selection and the rate of selection after the module has been initialized. Section two explains how the nonlinear gain amplifier, a cousin to the programmable gain amplifier, functions. This section also describes how hysteresis around the thresholds of the nonlinear gain amplifier was designed. Section three of part three explains, in a general sense, the 12 bit $A / D$ converter path. While section four describes the 16 bit $A / D$ converter path. The hardware needed to interface to Intel's MULTIBUS is explained in section five. Section six deals with the 16 by 16 dual port SRAMs and write lockout logic. The final section explains the module buffering, signal decoding and programmable clock circuits.

### 3.1 Sample Timing Controller Circuit

The heart of the Dedicated Multichannel A/D Converter Module is the Sample Timing Controller (STC). The controller, one for both converter paths, is divided into three sections; the programmable clock (PC), the window logic (WL) and the sequence memory (SM). These three subsections can be looked at as a programmable length FIFO. The FIFO can be programmed to be from 1 to 256 nibbles long and 4 bits wide.

The PC shown in Figure 3.1 generates the clock for the converter path via the use of a AM9513 IC. The AM9513 contains five independent 16 bit counters which can be configured in various ways. The PC consists of two independent 32 bit counters which divide the 6.0 MHz clock by the value loaded into the 32 bit counter. The count value is loaded into the 32 bit counter is in negative $2^{\prime}$ s complement notation and up counted to its terminal count. (See section 3.7 for more information.)

The wL shown in Figure 3.2 is an eight bit synchronous counter which controls the address lines for the sequence memory. The WL is clocked by either a delayed active write during initialization or the inverted end of conversion from the converter during normal operation. The clear line of the eight bit counter is asynchronously cleared upon initialization by writing to address 10 H for the 16 bit $A / D$ counter clock or address $11 H$ for the 12 bit $A / D$ counter clock. The counter is cleared during normal operation when both the 4 th bit in the sequence memory and the inverted end of conversion from the $A / D$ converter are active (a logic one). The clearing of the counter is inhibited during the loading of the sequence memory. At the last sequence address the


Figure 3.1
Programmable Clocks

4 th bit is set for clearing the counter back to its initial count value. (See part five concerning initialization.)

The $S M$ shown in Figure 3.2 is a volatile 256 by 4 memory space which is loaded as a single external address, 14 H for the 16 bit $A / D$ clock and 15 H for the 12 bit $A / D$ clock. The first three bits in the sequence memory represent the address of the analog input channel that will be addressed and the location in the dual port SRAM where the converted signal from that channel will be stored. The fourth bit in the $S M$ is used to clear the WL at the final nibble.


Figure 3.2
Window Logic and Sequence Memory

### 3.2 Nonlinear Gain Amplifier and Hysteresis Circuits

The NGA (nonlinear gain amplifier) shown in Figure 3.3 performs the function of extending the dynamic range of the $S A \quad 12$ bit $A / D$ converter. This is accomplished via the amplification of the absolute value of the input signal by a factor of eight when it is smaller in amplitude than the absolute value of the threshold voltage. A gain of eight was selected because an external processor can easily divide by eight without using floating point techniques. The thirteenth bit of the 12 bit converter word is set when the input signal has been amplified. This bit is supplied to the external processor for scaling. As the absolute value of the input signal exceeds the absolute value of the threshold voltage the NGA is forced to unity gain and the thirteenth bit of the 12 bit converter word is reset. Figure 3.4 shows the output response of the NGA section.

The hysteresis circuitry shown in Figure 3.3 was included within the NGA section to prevent oscillations around the absolute value of the threshold offset. The hysteresis circuit was designed to produce symmetrical hysteresis at the positive and negative threshold offsets. The absolute value maximum of the hysteresis (MH) must be less than or equal to the absolute value of the quotient of the full scale (FS) deflection and the gain (G) of the NGA or

$$
\begin{equation*}
|\mathrm{MH}|<\frac{\mid \text { FS | }}{\mid \text { G | }} \tag{3.1}
\end{equation*}
$$



Figure 3.3
NGA and Hysteresis Circuit

INFUT TO NGA OUTPUT OF NGA


Figure 3.4
Output Response of NGA

The threshold or point where the gain changes is dependent upon the direction of change of the input signal. For design purposes a family of curves, shown in Figure 3.5 , was generated so that the designer could select the amount of desired hysteresis versus the values of $R 3$ and R4.

Suppose, 0.2 volts of hysteresis are needed with the threshold offers of plus and minus 0.8 volts. What are the values of $R 3, R 4, V 1$ and $V 2$ shown in Figure 3.3? The values of $R 3$ and $R 4$ are independent of the threshold offsets or

$$
\begin{equation*}
R 3=24(R 4) . \tag{3.2}
\end{equation*}
$$

From Figure 3.4 and equation 3.2 the values of R3 and R4 are

$$
\begin{equation*}
\mathrm{R} 3=4.8 \mathrm{k} \Omega \tag{3.3}
\end{equation*}
$$

and

$$
\begin{equation*}
R 4=200 \Omega \tag{3.4}
\end{equation*}
$$

Next, it is necessary to determine $V 1$, the positive threshold offset: The value of V1 is equal to

$$
\mathrm{V} 1=\frac{0.7(\mathrm{R} 3+\mathrm{R} 4)}{\mathrm{R} 3}
$$



Figure 3.5
R3 and R4 Values Versus the Amount of Hysteresis
or

$$
\begin{equation*}
\mathrm{Vl}=0.73 \text { volts. } \tag{3.6}
\end{equation*}
$$

The maximum positive threshold (MPT) is the minimum positive threshold plus the amount of hysteresis or in this case MPT is 0.9 volts. The value of the negative threshold offset is

$$
\mathrm{V} 2=\frac{-0.9(\mathrm{R} 3+\mathrm{R} 4)}{\mathrm{R} 3}
$$

or

$$
\begin{equation*}
\mathrm{v} 2=-0.9375 \text { volts } \tag{3.8}
\end{equation*}
$$

and the least negative threshold is -0.7 volts. Thus, the hysteresis around the threshold offsets of plus and minus 0.8 volts are established as plus or minus 0.1 volts, respectively.

### 3.3 12 Bit A/D Converter Path

The 12 bit $A / D$ converter path shown in Figure 3.6 is divided into six sections; the analog multiplexer, the nonlinear gain amplifier, the hysteresis circuitry, the sample and hold, the 12 bit A/D converter and the 8 by 16 dual port memory (SRAM). The timing for the 12 bit $A / D$ converter path is controlled by its own programable clock (CLOCXB). The sequencing of the channels and the addressing of the dual port SRAM is controlled by an independent sample timing controller.

The analog multiplexer selects one of eight channels based on the three bit code applied to its address inputs from the sequence memory.


Figure 3.6
12 Bit A/D Converter Path

Channels one through seven are preconditioned bipolar 20 volt maximum peak to peak input signals whose total maximum rate of change must be less than 2.12 volts per microsecond or a through-put rate of 80 KHz . Channel eight of the analog multiplexer is the buffered output of a 12 bit DAC which is used to test and debug the 12 bit $A / D$ converter path.

The nonlinear gain amplifier provides gain control over the input signal based on its amplitude. For low signal amplitudes inside the threshold, the gain of the nonlinear amplifier is set equal to eight. In addition, the most significant bit of the 12 bit converter word, bit 13, is set. For high level inputs signals, outside the threshold, the gain is set equal to one. In addition, the most significant bit of the 12 bit converter word is reset. (See section 3.2 for more information.) The hysteresis circuit provides control of the threshold so that noise around the threshold will not cause the nonlinear gain amplifier to change gains due to noise. (See section 3.2 for more information.)

The sample and hold is required to effectively reduce the aperture or conversion time of the successive approximation 12 bit $A / D$ converter. An offset adjust is provided so that the reference level of the output of the sample and hold can be adjusted. The control line input of the sample and hold is controlled directly by the inverted end of conversion or status signal from the 12 bit $A / D$ converter.

The 12 bit $A / D$ converter is a high speed successive approximation converter that generates a 12 bit offset binary word that represents the signal applied at its input. Adjusts for the bipolar offset and reference are supplied for fine tuning the converter. The conversion stars on the falling edge of CLOCKB and continues until completed. On
the rising edge of $-E C O B$ the converted data is stored in the 8 by 16 SRAM at the address defined by the sequence memory.

The 8 by 16 dual port SRAM provides the temporary storage for the 13 bits of binary information generated by the 12 bit $A / D$ converter and the hysteresis circuit. This data is clocked into the dual port memory on the rising edge of $-E C O B$. The address lines of the dual port SRAM are the outputs of the sequence memory. (See Section 7.7 for more information.)

### 3.4 16 Bit A/D Converter Path

The 16 bit $A / D$ converter path shown in Figure 3.7 is divided into five sections; the analog multiplexer, the high speed buffer, the sample and hold, the 16 bit $A / D$ converter and the 8 by 16 dual port memory (SRAM). The timing for the 16 bit $A / D$ converter path is controlled by its own programable clock (CLOCKA). The sequencing of the channels and the addressing of the dual port SRAM is controlled by an independent sample timing controller.

The analog multiplexer selects one of eight channels based on the three bit code applied to its address inputs from the sequence memory. Channels one through seven are preconditioned bipolar 20 volt maximum peak to peak input signals whose total maximum rate of change must be less than 0.95 volts per microsecond or a through-put rate of 47 KHz . Channel eight of the analog multiplexer is the buffered output of a 12 bit DAC which is used to test and debug the 16 bit A/D converter path.

The high speed buffer is used to match the input impedance of the sample and hold with the output impedance of the analog multiplexer.

The sample and hold is required to effectively reduce the aperature


Figure 3.7
16 Bit A/D Converter Path
or conversion time of the successive approximation 16 bit $A / D$ converter. An offset adjust is provided so that the reference level of the output of the sample and hold can be adjusted. The control line input of the sample and hold is controlled directly by the inverted end of conversion or status signal from the 16 bit A/D converter.

The 16 bit $A / D$ converter is a high speed successive approximation converter that generates a 16 bit complemented offset binary word that represents the signal applied at its input. Adjust for the bipolar offset and reference are supplied for fine tuning the converter. The conversion starts on the falling edge of CLOCKA and continues until completed. On the rising edge of -ECOA the converted data is stored in the 8 by 16 SRAM at the address defined by the sequence memory.

The 8 by 16 dual port SRAM provides the temporary storage for the 16 bits of binary information generated by the converter. This data is clocked into the memory on the rising edge of -ECOA. The address lines of the dual port SRAM are the outputs of the sequence memory. (See section 7.7 for more information.)

### 3.5 MULTIBUS Interface Logic

There are two fundamental requirements placed upon modules interfacing to Intel's MULTIBUS. First, all address and data lines have been inverted in this bus scheme. Second, the module must generate a transfer acknowledge signal (-XACK) for the master processor.

To compensate for the inverted data and address bus all address Iines are inverted on the DMA/DCM via three 74LS240's. All data lines are inverted in software via the development system. The control lines
are not inverted but rather are buffered through a single 74LS244.
The control signal -XACX is generated by clocking two flip flops with the asynchronous clock -BCLK. When either -MWTC or $-M R D C$, memory commands, goes inactive the two flip flops are asynchronously cleared. The clearing of the flip flops forces -XACK inactive. Figure 3.8 shows the $-X A C X$ generating circuit and Figure 3.9 shows the associated timing of that circuit. It should be noted that the -XACK goes active from 100 to 200 nanoseconds after an active read or write to the module. Then the -XACX signal will go inactive within 65 nanoseconds after the active read or write goes inactive.

### 3.616 by 16 Dual Port SRAM with Write Lockout

The 16 by 16 dual port memory is divided into two functionally identical 8 by 16 dual port memory sections. The lower 8 by 16 memory shown in Figure 3.10 is used to store the 16 bit output of the 16 bit A/D converter. The eight analog input signals connected to the analog multiplexer of the 16 bit path each map into its own 16 bit memory location. The upper 8 by 16 memory shown in Figure 3.11 is used to store the 12 bit output code of the 12 bit $A / D$ converter and the gain control bit of the nonlinear gain amplifier. Likewise, the eight analog input channels connected to the analog multiplexer of the 12 bit path each map into its own 16 bit memory location.

The write lockout signals, -INHA for the 16 bit $A / D$ converter path and $-I N H B$ for the 12 bit $A / D$ converter path, are generated to inhibit the writing of new data to a memory location that is being addressed and read by the external processor. The lockout signals become active


Figure 3.8
-XACK Generation Circuit


Figure 3.9<br>Timing For -XACK Generation



> Figure 3.10
> 16 Bit A/D Converter 8 by 16 Dual Port SRAM


Figure 3.11
12 Bit A/D Converter
8 by 16 Dual Port SRAM
from 100 to 200 nanoseconds after an active read to the selected module occurs. If the address lines on from the sequence memory equals the address lines from the external processor then the writing to the dual port SRAM at that address is inhibited during the entire read cycle. Any new information generated for that memory location is lost. However, the most recently converted data for that address should exist at that address due to the 100 to 200 nanosecond delay. The signals, -INHA and -INHB, are the exclusive oring of the external inverted address lines with the sequence memory outputs (dual port memory address lines) ored with the read, module select and transfer acknowledge signals. Thus, the Booleans are:

$$
\begin{align*}
& -\mathrm{INHA}=\mathrm{BAO}+-\mathrm{AAO}+-\mathrm{BAO}+\mathrm{AAO}+\mathrm{BA} 1+-\mathrm{AA} 1+-\mathrm{BA} 1+\mathrm{AA} 1+ \\
& \mathrm{BA} 2+-\mathrm{AA} 2+-\mathrm{BA} 2+\mathrm{AA} 2+\mathrm{BA} 3+-\mathrm{BR}+-\mathrm{HAE}+-\mathrm{XACK} \tag{3.9}
\end{align*}
$$

and

$$
\begin{align*}
& -\mathrm{INHB}=\mathrm{BAO}+-\mathrm{ABO}+-\mathrm{BAO}+\mathrm{ABO}+\mathrm{BA} 1+-\mathrm{AB} 1+-\mathrm{BA} 1+\mathrm{AB} 1+ \\
& \mathrm{BA} 2+-\mathrm{AB} 2+-\mathrm{BA} 2+\mathrm{AB} 2+-\mathrm{BA} 3+-\mathrm{BR}+-\mathrm{HAE}+-\mathrm{XACK} . \tag{3.10}
\end{align*}
$$

These Booleans are generated by the PAL16H2 and a 74LS32 ICs. (See section 7.4 for more details.)

### 3.7 Decoders, Buffers and Programmable Clocks

All address and control lines that are applied to the module from the MULTIBUS are buffered. The address lines -ADR(0-23) are inverted
via several 74 LS 240 buffers to form the module address lines BAO to BA23. The five least significant address lines, BAO to BA4, are used on the module to address the thirty-two read/write locations. The three most significant address lines are inverted but not used. Address $-A D R(20)$ is inverted, tied high and applied to the PAL20C1 decoder $I C$ along with the remaining address lines, BA(5-19). The PAL20C1 generate an active module select signals, $-H A E$ and $H A E$, when the MULTIBUS address is between 90000 H and 9001 FH .

The control lines -MRDC, $-M W T C$ and -CCLK are buffered but not inverted through a 74 LS 244 buffer to form $-B R,-B W$ and $-B C L K$, respectively. The control signal -XACK is generated by the module and applied to the same 74LS244. One of the enable lines for this buffer is controlled by the module select $-H A E$. When the module is selected the control lines will be enabled.

The -XACK signal generated by the module provides a 100 to 200 nanosecond delay from the leading edge of an active read or write signal. The -XACK goes inactive synchronous with an inactive going read or write signal. (See section 3.5 for more information.)

The data from the MULTIBUS is buffered on the module via two 74LS245 transceivers. The outputs of the transceivers are enabled when the module has been selected. The direction of data flow through the transceiver is determined via the anding of the module select, $H A E$, and the read line ( $-B R$ ).

There are only eight decoded write locations on the module. A single 74 LS 138 three to eight decoder is used to generate the eight write enables, -EN1 to -EN8, for the module.

There are two programable clocks on the module that are generated via the programable Am9513 timing controller IC. Two of the five 16 bit counters of the controller are cascaded together to produce a single thirty-two bit counter. The clocks CLOCKA and CLOCKB are produced by dividing the 6.0 Mhz base clock by some integer value placed in the load registers in the AM9513. Figure 17 shows the available clock frequencies based on the integer division of the 6.0 Mhz clock.


Figure 3.12
Available Clock Frequencies From AM9513
4.0 DEDICATED MULTICHANNEL A/D CONVERTER MODULE SOFTWAREPart four deals with the software need to initialize the module andthe memory map of the module. Section one describes the 32 read/writelocation on the module. This section will explain how the module ispartitioned within the total memory. Section two describes how the twoprogrammable clocks are programmed. The final section, section three,explains the support software that is used to determine how thesequence memory should be loaded to produce ten uniform sample slotsfor each sampled signal.

### 4.1 Memory Map

The read ( $-B R$ ) and write ( $-B W$ ) commands are mutually exclusive. That is, only one command can be active at a time. Table 4.1 shows how the module is mapped into its 32 memory locations. It should be noted that certain address locations cannot be written to or read from and other locations are undefined. However, half of the read locations are defined as the outputs of the dual port SRAMs. These locations contain the $A / D$ converter information for each channel. No other location on the module is readable. The write locations deal with the initialization of the module. At address 10 H and 11 H on the module the sample timing controllers may be cleared to their initial values by writing anything to these locations. Addresses 12 H and 13 H are used to program the programmable clocks. The remaining two write locations are 14 H and 15 H on the module. These address locations are the currently addressed sequence memory locations. of the 32 read/write location only $50 \%$ of the read locations and $18.75 \%$ of the write locations are used. Thus, if extra decoding logic is used the unused memory locations could be accessed.

TABLE 4.1
MEMORY MAP OF MODULE

| ADDRESS |  | BA3 |  |  | BAO | ／BW | ／BR | CHANNEL DEFINITION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90000 H | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Channel \＃1 of 16 bit converter |
| 90001H | 0 | 0 | 0 | 0 | 1 | 1 | 0 | Channel \＃2 of 16 bit converter |
| 90002 H | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Channel f3 of 16 bit converter |
| 90003 H | 0 | 0 | 0 | 1 | 1 | 1 | 0 | Channel $⿰ ⿰ 三 丨 ⿰ 丨 三 一 4$ of 16 bit converter |
| 90004 H | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Channel $⿰ ⿰ 三 丨 ⿰ 丨 三$ of 16 bit converter |
| 90005 H | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Channel \＃6 of 16 bit converter |
| 90006H | 0 | 0 | 1 | 1 | 0 | 1 | 0 | Channel \＃7 of 16 bit converter |
| 90007 H | 0 | 0 | 1 | 1 | 1 | 1 | 0 | Channel \＃8 of 16 bit converter |
| 90008 H | 0 | 1 | 0 | 0 | 0 | 1 | 0 | Channel $\# 1$ of 12 bit converter |
| 90009 H | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Channel \＃2 of 12 bit converter |
| 9000 AH | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Channel \＃3 of 12 bit converter |
| 9000 BH | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Channel $⿰ ⿰ 三 丨 ⿰ 丨 三 八 4$ of 12 bit converter |
| 9000 CH | 0 | 1 | 1 | 0 | 0 | 1 | 0 | Channel 非5 of 12 bit converter |
| 9000 DH | 0 | 1 | 1 | 0 | 1 | 1 | 0 | Channel \＃6 of 12 bit converter |
| 9000 EH | 0 | 1 | 1 | 1 | 0 | 1 | 0 | Channel \＃7 of 12 bit converter |
| 9000 FH | 0 | 1 | 1 | 1 | 1 | 1 | 0 | Channel \＃8 of 12 bit converter |
| 90010 H | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 16 bit window width |
| 90011 H | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 12 bit window width |
| 90012 H | 1 | 0 | 0 | 1 | 0 | 0 | 1 | Data location for conv，clock |
| 90013 H | 1 | 0 | 0 | 1 | 1 | 0 | 1 | Com．location for conv．clock |
| 90014 H | 1 | 0 | 1 | 0 | 0 | 0 | 1 | Load 16 bit sequ．memory |
| 90015 H | 1 | 0 | 1 | 0 | 1 | 0 | 1 | Load 12 bit sequ．memory |

The remaining address locations are spares，（90017H to 9001FH）．

### 4.2 Programmable Clocks

Both CLOCKA and CLOCKB are programmable clocks that are produced by the AM9513 ${ }^{25}$. This device is programmed as two independent 32 bit up counter with an active high terminal count. A negative two's complement 32 bit value is loaded into the load registers and up counted by the counter registers to an active high terminal count. Then the value that was placed in the load registers is used to reinitialize the counter registers and the up count continues in the same manner.

For example, suppose it is desired to program the AM9513 to produce a 50 KHz clock. Then it is necessary to divide the 6.0 MHz clock by 120. To do this the load registers must be load with the value FFFFFF88H. The difference between the terminal count and the loaded initial values when counting up is 120 . Thus, the 6.0 MHz clock will be divided by 120 .

The AM9513 contains a command and date register. The command register is located at 13 H and is written to when -BW and -HAE are active. Likewise, the data registers located at address 12 H is written to in the same manner.

To program the AM9513 as two 32 bit counters it is first necessary to write to the command register to select the master mode register. This is accomplished when $-H A E$ and $-B W$ are active and the word FF17H is written to address 13 H of the module. Next, the word 21 BOH is written to the master mode register. This command disables the compares and time of day modes and switches the AM9513 to the 16 bit wide data bus inputs. The Fout is turned on but not used on the
module．This master mode command also will force the internal data pointer to increment through the element cycle．The first step in the element cycle is to write $F F O 1 H$ at address $13 H$ on the module．This command selects the mode $⿰ ⿰ 三 丨 ⿰ 丨 三 一$ l register，to count the 6.0 MHz clock on its rising edge．In addition，all gating control will be turned off．The counter will repetitively count up to an active high terminal count． The next step in the element cycle is to write the least significant word（LSW）into the load \＃l register at address 12 H ．The value of the LSW is expressed in negative two＇s complement notation．The next register to be addressed is the hold \＃l register．This register is not used and FFFFH is loaded into it．The second counter or the counter \＃2 mode register is loaded with the command 0129 H ．This forces the counter $⿰ ⿰ 三 丨 ⿰ 丨 三 一 2$ register to count on the rising edge of SRCI or the terminal count of counter 非．In addition，all gating control will be turned off for counter $\# 2$ ．The counter will repetitively count up to an active high terminal count．Next，at address 12 H on the module the most significant word（MSW）is loaded into the load \＃2 register．The value of the MSW is expressed in negative two＇s complement notation． The hold 非2 register is addressed next．This register is not used and FFFFH is loaded into it．The LSW in counter $\# 1$ and the MSW in counter非2 form the 32 bit counter that generates CLOCKA for the 16 bit A／D converter path．At address 12 H on the module the word 0 B 29 H is written for programming the counter $\$ 3$ mode register．This command will force counter 非 3 to count the 6.0 MHz clock on its rising edge．In addition， all gating control will be turned off for this counter．The counter will repetitively count up to an active high terminal count．Next，at
address 12 H on the module the least significant word（LSW）is loaded into the load \＃3 register．The value of the LSW is expressed in
 next．This register is not used and FFFFH is loaded into it．The counter $\# 4$ mode register is loaded next with the command 0329 H ．This forces the counter $⿰ ⿰ 三 丨 ⿰ 丨 三 一$ 4 register to count on the rising edge SRC3 or the terminal count of counter $\# 3$ ．In addition，all gating control will be turned off．The counter will repetitively count up to an active high terminal count．Next，at address 12 H on the module the most significant word（MSW）is loaded into the load 非4 register．The value of the MSW is expressed in negative two＇s complement notation．The next register to be addressed is the hold $\# 4$ register．This register is not used and FFFFH is loaded into it．The LSW in counter \＃3 and the MSW in counter $\# 4$ form the 32 bit counter that generates CLOCKB for the 12 bit $A / D$ converter path．The remaining three registers are not used and are programmed as follows．First，at address 12 H on the module the command word $0 B O O H$ is written to the counter \＃5 mode register．This command forces the output low and disables all gating．This command is a dummy command for the fifth counter．Next．the load $\# 5$ register is loaded with the value FFFFH．The last register to be loaded is the hold \＃S register．This register is also loaded with FFFFH．The master mode register has incremented through the element cycle Finally，the Arm and Load command FF6FH is written to address 12 H to start CLOCKA and CLOCKB．To disable the clocks simply write FF8FH to address 12 H ． Table 4.2 shows what has been explained here in an abbreviated form．

TABLE 4.2

PROGRAM SEQUENCE FOR AM 9513


| DATA | $\mathrm{C} /-\mathrm{D}$ | -HAE | - BW | -BR | COMMAND DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XXXXH | 0 | 0 | 0 | 1 | Load MSW of count value for 12 bit |
|  |  |  |  |  | converter clock. |
| FFFFH | 0 | 0 | 0 | 1 | Load hold \#\# register (register not used). |
| OBOOH | 0 | 0 | 0 | 1 | Set up counter \#5 (not used). |
| FFFFH | 0 | 0 | 0 | 1 | Set up counter \#S not to count (register |
|  |  |  |  |  | not used). |
| FFFFH | 0 | 0 | 0 | 1 | Load hold \#5 register (register not used). |
| FF6FH | 0 | 0 | 0 | 1 | Arm and load counters. |
| FF8FH | 1 | 0 | 0 | 1 | Disarm and save counter. |

### 4.3 Sampling Algorithm Software

A sampling sequence must be established which is of minimal length and cyclic over a period that is equal to one tenth of the period of the slowest signal of interest. The main objective is to store the least amount of data in the sequence memory and to uniformly sample the input signals. For digital control applications all signals should be sampled at least ten times within their respective periods. Since the input signals are multiplexed they must be meshed and uniformly spaced in time.

A sampling algorithm was developed so that the sequence memory can be loaded with from 1 to 256 addresses. These addresses will be used to control the address lines of the dual port SRAMs and the analog input multiplexer. There are only 256 locations in the sequence memory. To illustrate this algorithm, suppose four input signals

$$
\begin{align*}
& \mathrm{fI}=2 \mathrm{KHz}  \tag{4.1}\\
& \mathrm{f} 2=1 \mathrm{KHz}  \tag{4.2}\\
& \mathrm{f} 3=500 \mathrm{~Hz} \tag{4.3}
\end{align*}
$$

and

$$
\begin{equation*}
\mathrm{ft}=50 \mathrm{~Hz} \tag{4.4}
\end{equation*}
$$

are to be sampled. The minimal sampling frequency (Fm) is

$$
\mathrm{Fm}=10 \sum_{\mathrm{n}=1}^{4} \mathrm{fn}
$$

or

$$
\begin{equation*}
\mathrm{Fm}=35,500 \text { samples } / \text { second. } \tag{4.6}
\end{equation*}
$$

This translates into a sampling period of 18.169 microseconds per sample. The meshing of the samples due to multiplexing of the four channels would require nonuniform sampling as shown in Figure 4.1 of the input signals. Thus, for this example, the uniform sampling frequency (Fu) should be

$$
\begin{equation*}
F u=20 f 1 \tag{4.7}
\end{equation*}
$$

or

$$
\begin{equation*}
F u=40,000 \text { samples } / \text { second } . \tag{4.8}
\end{equation*}
$$

This translates into a sampling period of 25.0 microseconds per sample.
Since forty periods of $f 1$, twenty periods of $f 2$ and ten periods of f3 exist in one period of $f 4$ it is possible to express the sequenced output of the analog input multiplexer (S) as

39919999
$S=f 1 \sum_{n=0} \delta(t I-50 n)+f 2 \sum_{n=0} \delta(t 2-100 n)+f 3 \sum_{n=0} \delta(t 3-200 n)+$

9
$f 4 \sum \delta(t 4-2000 n)$.

The variable t1, $t 2, t 3$, and $t 4$ are four time delays associated with

> NONUNIFOFM SAMPLING OF INPUT SIGNALS (USED TO PROGRAM SEQUENCE MEMORY)


Eigure 4.1
Nonuniform Sampling of Input Signals
the offsets of the input signals. There are 710 samples within one period of the slowest rate of change signal or 71 samples in one tenth of that period. However, the ratio between the sampling frequence and the slowest rate of range signal is 800 samples or 80 samples in one tenth of that period. Thus, there are 9 extra sample slots that could be used for sampling a test. Care must be taken so that the sum of the ratios between the minimum rate of change signal with the other signals does not exceed 256. The meshing of the four uniformly sampled input signals is shown in Figure 4.2 .

The algorithm, used in program /MASTER/SAMPLE, performs five basic functions. First, the periods of the input signals to be sampled are determined. The lowest frequency signal established the sampling period at one tenth of its period. second, the highest frequency signal is slotted. If all sample slots are used for sampling the highest frequency signal, then nonuniform sampling will result. Nonuniform sampling results in slotting slower frequencies over the higher frequencies. If all sample slots are not used or uniform sampling results, then the next highest frequency is slotted until all samples are slotted. Finally, spare slots can be filled and the length of the sequence is established and addresses stored in sequence memory.

There are three fundamental items to keep in mind when using this algorithm. First, determine the maximum rate of change of the input signals. Ideally the maximum rates should be minimum maximums because extra bandwidth may limit the sampling of the other signals. Second, try to make the ratio between the sampling frequency and the maximum rate of change for each signal an integer ratio. This will aid in


Figure 4.2
Uniform Sampling of Input Signals
uniform sampling. Next, make sure that the sum of the ratios between
the slowest rate of change signal with the other signals is less than
256 . This will insure that all addresses will fit within the 256
address locations in the sequence memory.

PART V

## 5. DISCUSSION AND CONCLUSION

The module is initiated on a write to address 90010 H , the 16 bit window width location. A write to this location clears the wL and forces the 8 bit counter to its initial count. Next, at address 90014 H a write command is issued whose four least significant data bits contain the sequence address and wL clear bit. The sequence memory is loaded one nibble at a time until the entire sequence is loaded into address 90014 H . Each time a write is issued to this address the sequence memories address lines are incremented to the next address by the window logic. At the last sequence address the 4 th bit is set and the window logic is cleared to its initial count.

The sequence memory and window logic of the 12 bit $A / D$ converter path are programmed in the same manner except its window logic is at 90011 H and its sequence memory is at address 90015 H .

The two programmable clocks, CLOCKA and CLOCKB, are programmed next to produce two clock frequencies which are integer divisions of the 6.0 MHz clock.

The external process then generates the $A R M$ and LOAD command for the programmable clocks which will start the modules independent operation. The clocks are disabled by issuing a Disarm and Save command.

The "free run" of the module allows for two independent conversion paths to occur at the same time. The sequence memory addresses the channel and dual port memory locations synchronously with the
programmable clocks. Conversion begins on the following edge of the clock and continues until completed. At which time the converter issues an end of conversion command. This command is inverted and fed to the sample and hold which takes another sample. The command is also anded with the clear bit in the sequence memory. If both bits are set the window logic is cleared and the sequence memory is forced back to its initial address. On the rising edge of the inverted end of conversion signal, converted data is latched into the dual port SRAMs before the address is allowed to change. The "free run" continues until halted by the external processor.

The accessing of data from the external process through the MULTIBUS occurs in an asynchronous fashion. (The 6.0 MHz clock is not synchronized to the system clock.) The external processor issues a read command to one of the sixteen read locations on the module. The locations represent the most current conversion data placed in that dual port memory location. At the addressed location the data will be frozen for the entire read command. However, all other locations will continue to be loaded by the onboard hardware with conversion data.

There are several points of interest that should be addressed now to conclude this DMA/DCM. First, why not use an onboard microprocessor to control the sampling and interfacing? This raises a very good point because some analog $I / 0$ modules ${ }^{20}$ do just that. This would allow the sampling software to be placed on the module. However, an onboard microprocessor would be taxed if it were to perform all at the functions currently performed by the sequence memory, window logic and programmable clock. The microprocessor would also need volatile and
nonvolatile memory. Thus, flexibility could be gained if the microprocessor could perform all of its required tasks in time.

The next major point of interest is interfacing. There are numerous ways the external processor can be notified that a conversion process has been completed. The DMA/DCM ignores the external process during the free run except when the processor is accessing data. No flagging is issued and the external system only knows that the data on the dual port SRAMs is the newest. (A maximum of one tenth of period of that channels highest frequency of interest old.) Flagging could possibly provide quicker accessing.

Signal preconditioning has not been handled at all on the DMA/DCM except to say that the signals have been preconditioned. This would require the input signals to be amplified and filtered to get the maximum use out of the $A / D$ converters. Some analog $I / 0$ modules allow the user to define the amount of amplification via programming a PGA. This amplifier could be programmed via software or hardware.

Finally, it should be noted that the best design doesn't always require the costliest parts, or the fastest, or most accurate. In fact, using such parts may lead to degraded performance. The best design is the design that meets the required specifications with the least cost, complications and ease of implementation.

## PART VI

## REFERENCE BOOKS

1.) "Data Acquisition and Conversion Handbook" by Eugene L. Zuch,published by Datel/Intersil, 19792.) "Theory of Sampled-Data Control Systems" by David P. Lindorff, published by John Wiley \& Sons, Inc., 1965
3.) "Sampled-Data Control Systems" by John R. Ragazzini and Gene F. Franklin, published by McGraw-Hill, ..... 1958
4.) "Digital Control of Dynamic Systems" by Gene F. Franklin and J. David Powell, published by Addison-Wesley, 1980
5.) "Digital \& Sampled-Data Control Systems" by Julius T. Tou, published by McGraw-Hill, 1959
6.) "Modern Control Theory \& Applications" by Stanley Shinner, published by Addison-Wesley, 1978

```
7.) "Information, Transmission, Modulation and Noise" by Mischa
```

Schwartz, published by McGraw-Hill, 1980
8.) "Analog Systems for Microprocessors and Minicomputers" by Patrick H. Garrett, published by Reston Publishing Company, Inc., 1978
9.) "Introduction to Operational Amplifier Theory and Application" by John V. Wait, Lawrence P. Huelsman and Granino A. Korn, published by McGraw Hill, 1975
10.) "OEM Systems Handbook" by Intel, publishec by Intel Corporation, 1984

11.) "PAL Handbook", Third Edition, by Monolithic Memories,
published by Monolithic Memories, Inc., 1983
12.) "Linear Databook" by National Semiconductor Corporation, published by National Semiconductor Corporation, 1982

# 13.) "Data-Acquisition Databook 1984, Volume 1 Integrated Circuits" by Analog Devices, published by Analog Devices, Inc., 1984 

# 14.) "MOS Microprocessor and Peripherals Data Book" by Advance Micro Devices, published by Advanced Micro Devices, Inc. 1983 

15.) "Hitachi IC Memories Data Book" by Hitachi, published by Hitachi, 护M11
16.) "IC Master", Volume II,
published by Schweber Electronics, ..... 1983
17.) "Product Data Book", ..... published by Burr-Brown, Inc., July 1984
18.) "Memory Databook",
published by National Semiconductor, Inc., 1980
19.) "The TTL Data Book For Design Engineers",
published by Texas Instruments, Inc., ..... 1981
20.) "16/32-Bit Microcomputer System Components", M68RAD1 Module, published by Motorola, Inc., 1984
21.) "Instruments and Systems Handbook", ST-6832 Module, published by Datel/Intersil, 1980
22.) "New Data Update8", CIM-411 Module, published by National Semiconductor, Corp.., Feb.. 1983
23.) "Module Subsystems", RPI-00 Module, published by Analog Devices, Inc., 1984

```
24.) "Module Subsystems", RPI-230 Module, published by Analog Devices, Inc., 1984
```

25.) "MOS Microprocessors and Peripherals", published by Advance Micro Devices, Inc., 1983

## PART VII

7. APPENDIX
Part seven contains seven sections used to support the description
of how the DMA/DCM functions. Section one is Table 7.1 or the LIST of
VARIABLES AND ACRONYMS. Section two contains the computer programs
used to generate some of the figures. section three contains the
detailed schematics. In section four the parts list, Table 7.2 is
given. Section five contains the PAL programs used for coding the
PAL2OCl and PALI6H2. Section six shows Figure 7.6 , or the module
layout. The final section shows the module timing.

### 7.1 Table of Variables and Acronyms

The variables used in this report are defined in this section in
Table 7.1

## TABLE 7.1

## TABLE OF VARIABLES AND ACRONYMS

Dedicated Multichannel A/D Converter Module DMA/DCM
Digital to Analog Converter ..... DAC
Nonlinear Gain Amplifier ..... NGA
Transfer Acknowledge Signal ..... -XACX
Megahertz ..... MHz
Hertz ..... Hz
First In First Out ..... FIFO
Digital Control System ..... DCS
Analog Control System ..... ACS
Minimal Acceptable Sampling Frequency ..... MASF
Normalized Sampling Frequency ..... NSF
Normalized Duty Cycle ..... NDC
Frequency at the Crossover ..... $\omega_{c}$
Sampling Frequency ..... $\omega_{s}$
Normalized Sample Rate .....  T
Zero Order Hold ..... ZOH
Sample Timing Controller. ..... STC
Programmable Clock ..... PC
Window Logic ..... WL
Sequence Memory ..... SM
Static Random Access Memory ..... SRAM
Successive Approximation ..... DA
Full Scale ..... FS
Analog to Digital Converter ..... A/D
Input/Output ..... I/O
Gain of Digital Filter. ..... K
Conversion Speed ..... CS
Absolute Maximum Value of Hysteresis ..... MH
Gain of NGA. ..... G
Maximum Positive Threshold ..... MPT

### 7.2 Support Software

The following eight programs were used to generate the plots used in Parts II, III, and IV.

```
Ct RE=A MMSSTERSREC
C
    INEGER C1,C2,C3,C4,C5,C5,C7
C
C
```




```
C AS A FUNCTIOH OR THE NEE GMO NEC STOLH IN BIGUE 2.1. * *
```



```
C
C
    CALL ATTACH(10,"/HOME/DATA;",2,0,I1,)
C
C****t INITILIZE COHSTAICES ****た
C
    DGTA TPI,SE,SU,SA,DO/6.283185,1.0,0.02,0.0,0.1/
    DATA AR,ON/0.0,0.0/
C
```




```
C
    DO 30 J=1,20
C
```




```
C
    D0 35 K=1,5
        AR=0.0
        OU=0.0
        Cl=0
        C2=0
        C3=0
        C4=0
        CS=0
        C&=0
        C7=0
        - LAP(K)=0.0
    SR=1.0/S:
    SA=SR/(TPItSQ)
    CONS=(TPI*SH土SA)/(GR))
    WN=TPI/SR
    US=((6N+SU)/2.0)
C
```



```
C***** CALOULATE RMGINT OF ONENLAP +&***
C
    0020 I-1.5001
    Fo=CWS+(SINTUS)/0S
    Fl=CNG*(SINUS-WN)/(0S-3N
    52=50+*2
```

```
        F=F1+*2
            IE(C1.GE.1) 60 T0 21
            IR(F0.LT.0.0) C1=1
            21 IF(C2.GE.1) 60 T0 22
                IF(C1.LT.1) 60 T0 22
                IF(F0.GT.0.0) C2=1
            22 IF(CJ.GE.1)GO T0 23
                IF(C2.LT.1) G0 10 23
                IF(60.LT.0.0) C3=1
            23 IF(C4.GE.1) 60 70 24
                IF(C3.LT,1) G0 T0 24
                IF(F0.GT,0.0) C4=1
            24 IF(C5.GE.1) 60 70 25
                IF(CA.LT.1) G0 T0 25
                IF(ED.LT.0.0) CS=1
            25 IF(C6.GE.1) 60 T0 26
                IF(CS.LT.1) G0 T0 26
                IF(F0.G7.0.0) C0=1
            26 COMTMUE
                C7}=\textrm{Cl}+\textrm{CL}+\textrm{C3}+\textrm{C}4+\textrm{C}+\textrm{C
                IF(C7.GE.6) GOTO 28
                AR=AR+52*DC
                00=00+83+500
                -6S=[SS+DH
        20 CONTINJE
C
    28 CNMTIME
    LAP(X)=100.0*(00/AR)
    Sim=S4+0.02
    35 COMTMNE
C
    Sw=1.02
        WETPE(10, 10)SE, LAP(1), LAP(2),LAP(3), LAP(4), LAP(5)
        SF=SE+1.0
    30 CONTHNE
C
```



```
C
    10 FORMAT(1X,E10.5,1X,510.5,1X,510.5,1X,510.5,1X,810.5,1X,8:0.5)
    STOP;EDD
```

```
C土⿱二小心R MASTET/M3DE
C
    REAL PI,K,PZ5,PA,PE
    CmLL ATMACH10,"/HG*/LMTA;",2,0,11,)
    DATA PD/3.1415527/
C
C
```



```
C THIS PROGRQM CALCHLAIES TME ANALOG AND DIGITHL
C PHASES AT THE -30B POINT. IN ADDITION, THE APPROXIMGTE*
C PHASE AT THE -3DB PGINT FOR THE DIGITAL PGSSE IS t
C DETERMTNED AND USED TO generate figuke 2.3. *
```



```
C
C
C
```



```
C
    K=180.0/PI
    PA=ATAN(-1.0)*K
    F=1.0
C
```




```
C
    DO 30 I=1,101
    PE=PG-(1.0/E) KK
    PZS=(ATतीN(-SIN(1.0,E)/(COS(1.0.F))-ZXP(-1.0.E))))*K
        WRITE(10,15)F,PQ,P25,PE
    F=F+1.0
    30 comTlmuE
C
C*** FORMAT STATEMENT 泫
C
    15 FORMAT(1X,F10.5,1X,F10.5,1X,510.5,1X,F10.5)
    STOP;END
```

```
C*SESA MMSSTEN/HOLDS
C
    REAL PI,K,PD,ZCH,FCH
    COLL ANTMCH(10;"/HCHE/[AMA;",2,0,11,)
    DAmA PI,DC,0/3.1415927,0.01,0.01
C
C
```



```
C THIS PROGRRM CALCILATES THE ADNED FUGSE DUE TO A 2EZO*
C AND FIRS? ONDER HOLD ,HD THE ROUED PHGSE DLE TO A t
C PuRE DELAY, THIS IMORAMmION IS PLOTED IN TIGRE 2.4.*
```



```
C
C
C
C**ホ** DETEEMINE COHSTAMT ***t*
    K=180.0/PI
C
C
C\startatt DETERMINE PHASE OF 2OH, FCH AND PURE DELGY tatat
```



```
C
D0 20 J=1:101
    ZOH=-PI+W*K
    PD=2.0\div50%
    80H=((ATAN(2.0*PI*(1))-2*PI*R)*K
        WRTE(10,15)W,2OK,FOH,FD
    |=0}+0
    20 covithue
C
```



```
C
    15 FORHAT(E5.2,1X,F6.1,1%,F6.1,1X,F6.1)
    ST0P:END
```

```
C+MESA AHSTEN/STET
C
    REAL Y(1100), X(1100), Z(1100),L[4
```



```
    DATA T1,T2,DT,OES,LIH,CON,ST/0.0,0.0,0.01,0.0,0.5,0.0,0.0/
C
C
```



```
C THIS PRORRM DETEPMINES THE ANGLOG, DIGITAL AND EETECTIUE*
C STEP RESPONSES AS FUMCTIONS OF TIME. THE DATA EROH THIS *
C PROGRAM IS USED TO GEMERGTE EIGURE 2.5.
```



```
C
C
C
```



```
C
    DELGY=LIM/2.0
C
```




```
C
    DO 20 I=1;501
    CL=1.0
        Y(T)=1.0-EXP(-T1)
            IF(OEF.LT.LIH) X(I)=CON
            IFCORE.GE.LIM) CON=Y(I)
            IF(OES.GE.LIM) X(I)=CON
            IF(OFE.GE.LIM) FL=0.0
            IF(EL.LE.O.0) X(I)=X(I-1)
            IF(OES.GE.LIH) ORE=0.0
            IF(T1.LT.DELAY) Z(I)=0.0
            IF(T1.LT.DELAY) ST=0.0
            IF(T1.GE.DELAY) ST=1.0
            IF(T1.GE.DELAY) Z(I)=1.0-EXP(-T2)
            URITE(10,10)T1,X(I),Y(I),Z(I),FL
    T1=T1+DT*FL
    T2=T2+DT+ST*FL
    ORE=ORF+DT+FL
    20 CONTINUE
C
C*\土 FORHAT STATEMENTS 拉
C
10 FORHAT(1X,F10.5,1X,710.5,1X, 510.5,1X,F10.5,1X,510.5)
570P;500
```

```
C=RESM MMGTERNGA
C
    REAL A(1205),B(1205),PI
    GALL GTMACH(10,"/GME/DAEA;', 2,0,11,)
    DATA PI,0,C,THP,TH//3.1415927,0.0,8.0,0.1,-0.1/
C
C
```



```
C THS PROGRGM DETERMLIES IHE OBMOU RESPOGE OF*
C THE WGA GS A FuCTION OE THE INPUT GMPLITUDE. *
C FHE DATA FROH THIS FROGRMH IS USED TO GENEXHMEA
C FIGJRE 3.4.
```



```
C
C
C
```



```
C
    DA=2.8*PI/1200.0
C
```



```
C
    DO 20 J=1,1201
    A(J)=SIN(U)
        TF(A(J),GT.THP) C=1.0
        IFG(J),LE.TEP) C=8.0
        IF(A(J).LT.THK) C=1.0
    B(J)=C*SIN(0)
        URTE(10,10)0,10.0*9(J),10,0*8(J)
    U=[5+DU
    20 CONTMME
C
C-t大 FORHAT STATEMENT \t\
    10 FORMRT(F10.5,1X, F10.5,1X,510.5)
STOP;END
```

```
CEEESA MASTER/HYST
C
    DIMEMGION A(110,12),8(110,12),C(110,12)
```



```
    DATA R3,R4,01,DR/1000.0,100.0,0.5,90.0/
C
C
```



```
C THIS PROGROY CALOULOMES THE AYOUNT OF HMSTERESSA
C AS A FUNCTION OF RE AND R4. THE OUTPUT OE TETS *
C PRORRMM IS USED TO GETERATE FIGLRE 3.5. t
```



```
C
C
C
```



```
C
    DO 30 K=1,11
    g}=1000.
C
```



```
C
            DO 20 J=1,100
            A(U,K)=(U1+R3)/(R3+R4)
            B(J,K)=(5.0*R4+(U1*RS))/(RJ+R4)
            C(J,R)=8(J,K)-A(J,K)
            RS=R3+DE
    20 CWMMmE
C
        R4=84+0R
    30 COHTMUE
C
    R3=1000.0
C
```



```
C
    00 40 I=1,100
        WRCD(10,10)RS,C(I,1),C(1,2),C(1,3),C(I,4),C(1,5),C(1,8),C(1,7)
            R3=83+0R
    40 COMTMNE
C
C*** FORMT STATEMEMTS ***
    10 FORHAT(1X,F8.3,58.3,F8.3,73.3,78.3,78.3,78.3,78.3,78.3)
    STOR;EMD
```

```
C+rESA MmATEP/ClOCK
C
    DIMENSION X(1191)
```



```
    DRTA E, DF,DS/6.0ES,1.0,60.0/
C
C
```



```
C THIS PROGRAM USED TO GENERATE FIGURE 3.12 LHCH *
C GHOWS THE RUAILABLE programmabLE CLOCK FREQUENCIES.*
```



```
C
C
C&夫夫t* DETEMINE CONGTANTS 文大***
C
    AMP=T:(DE +DS)
C
Cむさ土!末 CALCULATE RUAILAELE CLUCN RREQUENCIES むむさえぇ
```




```
C
    D0 20 I=1,1191
    K(I)=F/(DF+DS)
        IF(AYP-X(I).LT.1000) GOTO22
        DESA=PMP-R'(I)
        AMP= K(I)
        WRTTE(10,10)DS,GHP,DESTA
    22DS=DS+DE
    20 CONTMLDE
C
C劫 FONMAT STMTEMENT *=t
    10 FORHAT(1X,F12.5,1X,512.5,1X,512.5)
    STOP;END
```

```
CHESA /MASTER/gmpSE
C
    IHTEGER IFLAG,ICOUH
    EEAL SR,ELOG,G(512),DY:8)
    8EOL F(8),FO(8),8(253)
    CHLL ATTAC:(10,"/HCHE/DATA,',}2,0,I1,
    DATA T,A(1), X,ET,J/0,0,0.0,0.0,0.0,0/
C
C
```



```
C THIS PROGROM CALOLLOES THE DOMA THAT SHOLLD SE *
C PIACD IN THE SEVUNCE MEMORY FOR A GIUEN SGMPLING t
```



```
C TO GENERTE FIGUES 4.1 fNO 4.2. *
```



```
C
C
```



```
C
    52 CONTINUE
        ET=0.0
    QRITE(5,93)
    READ(E,90)ER
    URITE(5,98)
    gEAD(6,91)N
        D0 20 I=1,N
            URTTE(5,97)I
            READ(6,90)R(1)
            FT=?-5(1)
    20 CONTMME
        IF(SR.LT.10.0\divRT) WRTTE(5,94)
    IF(SR.LT.10.0AET) GOT0S2
C
```



```
.C
    DO 24 X=1,8
        FLAG=50.0
    DO 22 I=1,8
        IF(E(I).GT.ELAG) IRLRG=I
        IF(R(I).GM.FLAG) FLAG=F(I)
    22 CovTHMU
        FO(K)=FLGG
        F(TFLAG)=0.0
    24 CONTMMUS
    FLAE=5000.0
C
CH*** DETERMTHE GAMPLNG PERIOD t****
C
    DK=1.0/G8
C
```

```
C***** SET SERIES TO 8E CALOULPGED &ぇ***
C
    ICOUNT=512
C
```



```
C
    URITE(5,87)
    READ(6,90)C
        DO 26 I=1,N
        DY(I)=1.0/(C*FOCI))
    26 CONTIMJE
    IF((DY(1)/DX)-1.0.LT.1.0) URITE(5,96)
C
C夫ᄎ大丈夫 DETEPMINE FASTS SIGHRL LOCATIONS*****
C
    DO 28 I=1,ICOUNT
    IF(X.GT.DY(1)-DX) X=0.0
        IF(X.LT.DK) A(I)=1.0
            IF(GIT),GE.FLOAT(N).AND.L.GT,O.GND.M.LE,O)M=I
            IF(R(I),GE.FLOAT(N),AND.L.LE.0) L=I
        IF(X.GE.DK) A(I)=0.0
            X=X+DX
    28 CONTINUE
    IF(N.LE.1) GOTO 48
        K=2
C
```



```
C
    IFLAG=0
    38 CONTIMUE
        IF(TFLRG.GE.1) GOT033
        x=0.0
    DO 30 I=1,ICOUNT
        IF(A(I),LT.0.9) J=I
        IF(A(I).ET.0.9) GOT032
    30 CONTHTUE
    32 IF(J,LE,0.AND.IFLAG.LE,B) IFLAG=1
C
```



```
C
    IF(J.LE.O.AND.IFLAG.GE.1) DY(2)=DY(2)+DK
    IF(J.LE.D.AND.IFLAG.GR.1) DY(3)=DY(3):DK
    IF(J.LE.O.AND.IFLAG.GE.1) DY(4)=DY(4)+DK
    IF(J.LE.O.AND,IFLAG.GE,1) DY(5)=DY(5)+DK
    IF(J.LE.O.AND.IFLAG.GE.1) DY(6)=0Y(6)+DX
    IF(J.LE.D.AND.TFLAG.GE.1) DY(7)=DY(7)+DK
    IF(J.LE.O.AND.IFLAG.GC.1) DY(8)=DY(8)+DK
C
```



```
C
```

```
    33 CONTINUE
    DO 34 I=J,ICOONT
        IF(X.GT.DY(K)-DX) X=0.0
        IF(IFLAG,LT,1, AND.X.LE, BX,AND,A(I),LT, 0,9) A(I)=FLOAT(K)
        IF(IFLAG,GE.1, AND.X.LT.DX) A(I)=FLOAT(K)
        IF(ASI),GE,FLOAT(N), AND,L,GT,O,GND,M,LE,O) M=I
        IF(R(I).GE.FLOAT(N).AND.L.LE.O) L=I
        X= 
    34 CONTINUE
    IF(K,LE.N)K=K+1
    IF(K.LE.N) GOTO 38
    48 CONTINUE
C
```



```
C
    IR(IFLAG.LE.0) WRITE(5,93)
    IF(IFLAG,LE,0) READ(6,91)N
    URITE(5,05)
C
C*大交杖 GRITE DATA *大丈大**
C
    L}=\textrm{L}+
    K=1
    DO 50 I=L,M
    IF(A(I).LT.0.9.FND.N.GE,1) A(I)=1.0
        WRITE(10,88)K,A(I)
        WRITE(5,88)K,A(I)
    K=K+1
    50 continue
C
```



```
C
    86 FORMAT(1Y, SIGMAL !',I2,' PERIOD IS',E10.3,' SECONDS')
    87 FORMAT(1X, 'HUMEER OF SAMFLES PER SAMPLE PERIOD?')
    88 FORHAT(1X,I5,5X,F15.10)
    90 FORMAm(F10.5)
    91 FORMAT(I3)
    92 FORMGT(1X,'INSUEFICIENT MEMORY!!!')
    93 FORMAT(1X, 'USE EXTRA SPACES FOR EASTS SIGNAL? (YES=1)',12)
    94 formam(1X, 'samble freguency to SLO\!!!')
    96 FORMAT(1X,'NONTNIFORM SAMPLING UARNING!!!')
    95 FORMAT(1X,'ADORESS CMANMEL')
    97 FORMAT(1%,'THE MRXIMIM EREQUENCY ON CHANNEL '',I2,' IS ?')
    98 FORMAT (1%,'HOW MANY CHPHNELS ?')
    99 FORMAT(1X'GHAT IS THE SGMPLE EREQUENCY (A REAL NMMEER) ?')
    STOP;EMD
```


### 7.3 Circuit Schematic

The detailed schematics for the $D M A / D C M$ are drawn in this section.
Figures 7.1 to 7.4 represent the four detailed schematics.


Figure 7.1
Address and Decode Logic Schematic


Figure 7.2
Dual Port 16 by 16 SRAM Schematic



### 7.4 Parts List

Section four of part seven contains the detailed parts list for the DMA/DCM. Table 7.2 shows a listing of all the parts used.

TGELE 7.2

PARTS LIST

| description | mandfacture | device | quanity |
| :---: | :---: | :---: | :---: |
| A/O 16 BIT CONUERTER | EUPR-EROWN | PCM75KG | 1 |
| A/O 12 SIT COMUERER | AntiLOg devices | A $0578 \times 4$ | 1 |
| SFMPLE \& HCLD | ANALDE DEUICES | 40346.30 | 1 |
| SAMPLE \& MCLD | Andicog deutces | A03890 | 1 |
| 8 TO 1 A Malog multiplexer | analog deuices | A07503J | 2 |
| FAST OP AMP | analog deuices | AOLH0032CG | 2 |
| D/A 12 BIT CONUERTER | andlog deuices | A0565AJD | 2 |
| ANALOG SUITCH | analog ceuices | 807512 | $\cdot 1$ |
| OP AMP | finalog deuices | AC509JH | 2 |
| COMRPRATOR | Natheiah | LM319N | 1 |
| OUAL PORT SRAM | NGTIONAL | 10429705JC | 8 |
| TMES | ATO | AM9513PC | 1 |
| HEX IMUNUERTER | T.1. | SN74L504N | 2 |
| QLAO AMO | T.1. | SNTALSEN | 3 |
| QUAO OR | T.1. | SN74.S32N | 3 |
| FLIP FLOP | T.1. | SNZ 2 LST 4 AN | 1 |
| 3 TO 8 DECOCER | T.1. | SN74LS1384 | 1 |
| COUHER | T.1. | SN74LS161AN | 4 |
| nownuerting euffer | T.1. | SN74LS244N | 3 |
| INERTING SUFFES | T.I. | SNTALS2-0N | 3 |


| CESCRIPTIOA | Maturacture | OEUICE | QUAMITY |
| :---: | :---: | :---: | :---: |
| TRAMCEINER | T.I. | SN74LS245. | 2 |
| 2 BY 8 SRAM | HITACHI | HM6116 | 2 |
| oEcouer | MOVOLITHIC | PGL20CICN | 1 |
| UECOCER | MONOLITHIC | PCL 16 H 2 CN | 1 |

In addition, a 6.04 Hz crystal, resostors and are capacitors are used.

```
7.5 PAL Programs
    The two PALs used on the DMA/DCM are defined by the two PAL
programs that were generated by the program PALASM. Table 7.3 shows
the fuse table for the PAL2OC1 and Table 7.4 shows the fuse table for
the PAL16H2.
```

PAL20C1
DEDODE PAL 2
C-COURSE PROTECT
GEOS

PAL DESIGH SRECIFICATION
FMB/GGE 3/14/85

NC NC NC BA20 EA19 BA13 BA17 BA16 BR15 BA14 BA13 GHD

$\mathrm{HAE}=/ 8 \mathrm{~A} 20+/ \mathrm{BA19}+\mathrm{BA18}+\mathrm{EA17}+/ \mathrm{BA16}+\mathrm{BA15}+\mathrm{BA14}+\mathrm{BA} 13+\mathrm{BA} 12$ + BR10 + BPOO + BR08 + BAO7 + BA06 + BAO5 .
(7.1)

DESCRIPTION

TAEE 7.3
PAL20C1 FUSE TABLE
C-cousen Prouzen
111111111122222222223333333333
0123456789012345672901234567850123456789



35 ---- ---- ---- ---- ---- X--- ---- ---- ---- ---- BR17











LEGED: $X$ : ESE NOT BLOB( $(L, H, 0)$ - : FUSE BLOM ( $\mathrm{H}, \mathrm{F}, 1$ )
NJUEER OF EJSES BLOL $=585$
FALIGM2 FAL DESIGN SFECIFICATION
DECODE PAL ..... FNB/AGB 3/13/85
C-COIRCSE PROTECT
GEOS
BRO BR1 BR2 BR3 ARO AR1 RR2 /EHAE NC GND
ABU AB1 AE2 NC /INHA /INHB NC NC NC UCC

$+B A 2 * / A A 2+B A 3+/ B H A E$ ..... (7.2)
 $+8 A 2 \frac{1}{2} / A B 2+/ B A 3^{\circ}+/ 84 A E$ ..... (7.3)
DESCRIPTION

```
TABLE 7.4
```

paliẼ2 RUSE TAELE

C-COURSE PROJECT

1111111111222222222233
01234567890123456789012345678901




28 ---- - -

30 ---- -.-- -

32 ---X --- --.-.
33 --X- .--- -..- -

35 X--- ---- ---- ---- -

37 -.-- X--. -.... .-... .-.- - -

39 ---- -.-- ---- .--- .-.- .--- 久--- --- /EHRE
 MUHER OE TUSES BLOH $=585$

### 7.6 Module Layout

In section $\operatorname{six}$ of part seven Figure 7.5 shows in a general sense how the module was layed out on a MULTIBUS circuit card.


Figure 7.5
Module Layout

### 7.7 Module Timing

Figure 7.6 shows the typical timing for the module. The reason for this figure is to show when events occur relative to other events. There are five events of importance. First, on the falling edge of CLOCKA the $A / D$ converter is commanded to start a conversion. The status or end of conversion line will remain high, at a logic one level, until the conversion is completed. When the end of conversion line goes low the dual port SRAM is commanded to clock in the data from the A/D converter. Next, the window logic is clocked and the sequence memory forces the address lines of the analog input multiplexer and dual port SRAM to the next address. Finally, the sample and hold circit is commanded to acquire another sample and the events continue.


Figure 7.6
Module Timing

