

EECT 122 spring 2020


Brian Yang, Morgan Wilcox, and also with
Miles Sierk During distance learning

Professor: Mr. Bell

EECT 122 table of content


- Lab 9 redo start - page 3
- Alt Gates start – page 8
- Build your own lab – page 14
- Simulate labs 1-10 – page 19
- Binary to BCD sim – page 33
- Mini lou part 1 – page 36
- Mini lou part 2 – page 42
- Mini lou part 3 – page 45
- Arduino lou – page 51

Lab 9 redo



Objective

- The purpose of this lab is to:
- Many times you can use multiple harmonically related clocks to test a combinational circuits. The Purpose of this lab is to show students how to create a small multiple clock counter circuit that uses JK Flip Flops and a 555 Timer



Title: eect 122 Lab 9 review		
Digital Fundamentals Lab 9		
Designed by: Brian yang	Document N:	Revision:
Checked by: Morgan Wilcox	Date: 05/09/20	Size: A
Approved by:	Sheet 1 of 1	

Equipment needed

- 1 – 555 Timer
- 1 – 1Kohm
- 1 – 4 position dip switch
- 2 – 74LS73 Dual JK flip flop
- 2 – Resistors (To Be Designed)
- 2 – Capacitors (To Be Designed)

Lab 9 redo

	Designed	Measured
$R_A =$	1k Ω	1.003k Ω
$R_B =$	330k Ω	332.4k Ω
$C =$	2.2 μ F	2.352 μ F
$t_1 =$	128.095ms	
$t_2 =$	1.139s	
$T =$	1.011s	1.120s
$f =$	0.9923Hz	
$D =$	49.9%	






Table 1 Simulation vs Test



Ra	1000
Rb	330,000
C	2.2uf
t1	1.594
t2	2.643
t	1.048
f	500mv
D	0.49924










observations

- Initially we thought we had a bad breadboard but we just didn't wire the 74ls73 up properly. Our readings were within acceptable range of the calculations and multi sim. Overall it was much more simple the second time doing it.

Alt Gates



Logic Gates



Name	NOT	AND	NAND	OR	NOR	XOR	XNOR																																																																																																
Alg. Expr.	\bar{A}	AB	\overline{AB}	$A+B$	$\overline{A+B}$	$A \oplus B$	$\overline{A \oplus B}$																																																																																																
Symbol																																																																																																							
Truth Table	<table border="1"> <thead> <tr> <th>A</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	X	0	1	1	0	<table border="1"> <thead> <tr> <th>B</th> <th>A</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	B	A	X	0	0	0	0	1	0	1	0	0	1	1	1	<table border="1"> <thead> <tr> <th>B</th> <th>A</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	B	A	X	0	0	1	0	1	1	1	0	1	1	1	0	<table border="1"> <thead> <tr> <th>B</th> <th>A</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	B	A	X	0	0	0	0	1	1	1	0	1	1	1	1	<table border="1"> <thead> <tr> <th>B</th> <th>A</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	B	A	X	0	0	1	0	1	0	1	0	0	1	1	0	<table border="1"> <thead> <tr> <th>B</th> <th>A</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	B	A	X	0	0	0	0	1	1	1	0	1	1	1	0	<table border="1"> <thead> <tr> <th>B</th> <th>A</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	B	A	X	0	0	1	0	1	0	1	0	0	1	1	1
A	X																																																																																																						
0	1																																																																																																						
1	0																																																																																																						
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	1																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	1																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	1																																																																																																					


Alt Gate

Objective

- Build and test the alt gates with standard and alternative structure
- Invert each input and output in standard symbols

Alt gates





Alt gate


Observations



We initially tested it but didn't get any readings when we flipped a switch so I checked the dipswitch and we had grabbed one that didn't stay in our board very well (has little notches on underside). We switched it out for one that didn't and it functioned afterward



Build you own lab

- The purpose of this lab is to:
- Check the AND / OR outputs with DMM



Equipment needed

- Equipment & parts needed
- BREADBOARD
- 3, 1K OHM RESISTOR
- 1, 74LS08D
- 1, 74LS32D
- DIP SWITCH
- DC POWER SUPPLY
- DMM
- WIRES
- DATA SHEETS



Build your own lab

DESIGN	SIMULATED	TEST
1K RESISTOR	1KOHM	0.9838 KOHM
1K RESISTOR	1KOHM	0.9854 KOHM
1K RESISTOR	1KOHM	0.9895 KOHM

DESIGNED TRUTH TABLE

A	B	C	And Outputs	Or Outputs
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




TESTED TRUTH TABLE

A	B	C	And Outputs	Or Outputs
0V	0V	0V	0.1619V	0.1508V
0V	0V	5V	0.1619V	4.4622V
0V	5V	0V	0.1619V	4.4622V
0V	5V	5V	0.1619V	4.4622V
5V	0V	0V	0.1619V	4.4622V
5V	0V	5V	0.1619V	4.4622V
5V	5V	0V	0.1619V	4.4622V
5V	5V	5V	4.4279V	4.4622V

Build your own lab

AND

OR






Observations

- We had to double check data sheets to make sure layout was correct, we also accidentally had a 10k ohm resistor thinking it was a 1k (red vs orange) in our build we caught it before we ran power to it. All readings were what we expected and within acceptable figures. And comparable to the multi sim readings.

Mod 5 Labs 1-10


- Lab 1
- Lab 2 NAND Latch
- Lab 3 SR Flip Flop
- Lab 4 D Flip Flop
- Lab 5 JK Flip Flop
- Lab 6 2's Compliment
- Lab 7 4 Bit Adder
- Lab 8 Asynchronous Counter
- Lab 9 Synchronous Counter
- Lab 10 Mod 12 Synchronous Counter

Lab 1








Title: Module 4/5 Labs A		
LAB 1		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/6/2020	Size: A
Approved by:	Sheet 1 of 1	

Lab 2 NAND Latch




Title: Module 4/5 LAB 2		
Lab 2		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/6/2020	Size: A
Approved by:	Sheet 1 of 1	

Lab 3 SR Flip Flop




Title: Module 4/5 Lab 3		
Lab 3 - SR Flip Flop		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/6/2020	Size: A
Approved by:	Sheet 1 of 1	

Lab 3 SR Flip Flop




Lab 4 D Flip Flop





Title: Module 4/5 Lab 4		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/6/2020	Size: A
Approved by:	Sheet 1 of 1	


Lab 4 D Flip Flop




Lab 5 JK Flip Flop



Title: Module 4/5 Lab 4		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/6/2020	Size: A
Approved by:	Sheet 1 of 1	




Lab 6 2's Compliment






Title: Modules 4/5 Lab 6		
Lab 5 - 2's Complement		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/7/2020	Size: A
Approved by:	Sheet 1 of 1	

Lab 7 4 bit Adder






Title: Modules 4/5 Lab 7		
Lab 7 - 4 Bit Adder		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/7/2020	Size: A
Approved by:	Sheet 1 of 1	

Lab 8 Asynchronous Counter





Title: Module 4/5 Lab 8		
Lab 8 - Asynchronous Counter		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/7/2020	Size: A
Approved by:	Sheet 1 of 1	

Lab 9 Synchronous Counter




Title: Module 4/5 Lab 9		
Lab 9 - Synchronous Counter		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 02/7/2020	Size: A
Approved by:	Sheet 1 of 1	

Lab 10 Mod 12 Synchronous Counter



Title: Module 4/5 Lab 10		
Lab 10 - mod 12 Synchronous Counter		
Designed by: brian yang	Document N:	Revision:
Checked by:	Date: 2/7/2020	Size: A
Approved by:	Sheet 1 of 1	




Observations for labs 1-10

- Initially we used lab 1 as our build your own lab, and it helped us understand why we were building simulations for lab1-10. lab 9 my B line was flat but it should of been about 2x larger than A.
- how adders and subtractors work logic wise.
- It also helped with understanding why we are building the mini lou Project.


Binary to Bcd Design

- Objective is to design a binary to bcd circuit based on powerpoint slides in module 6


Binary to bcd design slide 23



Binary to bcd slide 25



Binary to BCD slide 25 modified




Title: Mod_6_Slide_23		
Binary to BCD		
Designed by: brian yang	Document N:	Revision:
Checked by: morgan wilcox	Date: 2/13/20	Size: A
Approved by:	Sheet 1 of 1	

Mini lou part 1


- [3 bit adder with display.ms14](#) (slide 9) page 37
- [seven segment common anode design.ms14](#) (slide 11) page 38
- [seven segment common cathode design.ms14](#) (slide 12) page 39
- [common anode design.ms14](#) (slide 13) page 40
- [common cathode design.ms14](#) (slide 14) page 41

3 bit adder with display.ms14 (slide 9)




seven segment common anode design.ms1

4




seven segment common cathode design.m


s14



common anode design.ms14 (slide 13)




common cathode design.ms14 (slide 14)





Mini-Lou Part 2

When Lou originally designed the project he used some 74185 Binary-to-BCD converters and now these parts are obsolete. You will need to redesign this function in Multisim and build a circuit using other parts which perform the same function. This is Option 1 on slide 26. OBTW, the design goal is to use the fewest parts possible.

74xyzABC test.ms14






74xyzABC test 2.ms14



Mini lou part 3

- Section 1 - Design, Build and Test a two digit 7 segment display
- Section 2 - Design, Build and Test the front end that adds or subtracts two 3 bit words.
- Section 3 - Design, Build and Test a 4 bit binary value into BCD to support values from 00 to 15. This section must be designed by you using combinational logic (AND, OR, NAND, NOR etc.)



Section 1 - Design, Build and Test a two digit 7 segment display



Section 1 observations

This was a very straight forward build after we made sure to check data sheets. Initially we looked at a cathode design data sheet but was using an anode 7 segment display. Both displays functioned properly and outputted the proper numbers after we confirmed the correct data sheet.


Section 2 - Design, Build and Test the front end that adds or subtracts two 3 bit words.



Section 2 observations

- We did not cut any wires for this portion because it was a test to see if our +/- worked properly also was the thinner copper wire we found out of a box as there was not much wire available at the time of this lab.
- we couldn't figure out where we had A short happening we had an excess of parts per Mr. Bell saying the goal was the fewest parts possible.
- Our next approach would have been to look back at the logic and figure out where we messed up our equation so we would have had to use an extra chip


Section 3 mini lou design



Arduino mini lou




Arduino mini
lou version
sim





Arduino Iou

Build before revision



Arduino Mini Iou

Video



Click Play ->

Arduino mini lou observations

- I could not get the display to output properly because it was outputting values with missing segments and thought it was the 74ls47n chip since I had bent one of the legs pretty bad redesigning my breadboard. I rechecked the data sheet but it was correct. I then checked the code and that seemed to be correct next step for me was to unhook everything and rewire it again. I Still had the issue until I looked at the board again about 2 days later while working with miles with his lou, and found my error (only half of the board was being supplied ground). I wired up ground to the other side of the board and everything functioned 100%

EECT 122

- Thank you for teaching a great class Mr.Bell!